# **ST2205U Integrated Microcontroller**

User's Manual

ST2205UM Rev. 1.0, 06/2005





# CONTENTS

CONTENTS	2
1. GENERAL DESCRIPTION	
2. FEATURES	
3. SIGNAL DESCRIPTIONS	6
4. PAD DIAGRAM	
5. DEVICE INFORMATION	
6. CPU	
7. MEMORY CONFIGURATION	
7.1 Memory Map and Banking	
7.2 Control Registers	
7.3 Interrupt Bank Register	16
7.4 RAM	17
8. INTERRUPT CONTROLLER	18
8.1 Interrupt Description	19
9. GPIO	21
9.1 Port-A Transistion Interrupt	
9.1.1 Port-A Interrupt De-Bounce	23
9.2 External Interrupts	
10. CHIP-SELECT LOGIC (CSL)	
11. CLOCK GENERATOR	27
12. TIMER/EVENT COUNTER	
12.1 Prescaler	
12.1.1 Function Description	
12.1.2 PRES	
12.2 Base Timer	
12.2.1 Base Timer Operations	33
12.2.2 Base Timer Control/Status Registers	
12.3 Timer	
12.3.1 Function Description	
12.3.2 Timer Clock Source Control	
13. CLOCKING OUTPUTS	37
13. CLOCKING OUTPUTS 14. PSG	37 38
13. CLOCKING OUTPUTS 14. PSG	37 38 38
13. CLOCKING OUTPUTS	37 38 38 40
13. CLOCKING OUTPUTS	37 38 38 40 40
13. CLOCKING OUTPUTS	37 38 38 40 40 40 40
13. CLOCKING OUTPUTS 14. PSG	<b> 37</b> <b> 38</b> 40 40 40 40 40 40
13. CLOCKING OUTPUTS 14. PSG	<b> 37</b> <b> 38</b> 40 40 40 40 44 44
13. CLOCKING OUTPUTS 14. PSG	37 38 38 40 40 40 40 44 44 45
13. CLOCKING OUTPUTS	37 38 38 40 40 40 40 40 44 45 46
13. CLOCKING OUTPUTS	37 38 38 40 40 40 40 40 44 45 46 47
13. CLOCKING OUTPUTS 14. PSG	37 38 38 40 40 40 40 40 44 44 45 46 46 48
13. CLOCKING OUTPUTS	37 38 38 40 40 40 40 40 40 44 45 46 46 48 49
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40.
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40 40 40 40 40 40 40 44 45 46 45 46 48 49 50 51
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40 40 40 40 44 44 45 46 45 46 49 50 51 51
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40 40 40 44 44 44 45 46 48 49 50 51 51
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40 45 40 45 40 40 45 40 50 51 51 51 51 51 51 51 51 51 51 51
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40 40 44 44 45 46 46 47 48 49 50 51 51 51 51
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 38 40 40 40 44 44 45 46 46 47 48 49 51 51 51 51 51
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 388 400 400 400 440 440 445 444 445 445 445 455 51 51 51 51 51 52 52
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 388 400 400 400 440 440 445 444 445 445 445 455 51 51 51 51 51 52 52
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 388 400 400 400 400 400 400 400 400 440 455 466 499 551 551 551 551 552 5
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 388 400 400 400 400 440 444 455 444 455 51 511 515 515 522 522 523 52
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	<b> 37</b> <b> 38</b> 388 400 400 400 440 440 444 455 444 455 51 51 51 51 52 52 52 53 53
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 388 400 501 511 512 522 522 523 533 534 534 533 533 534 534 5355 5355 5355 5355 5355 5355 5355
<ul> <li>13. CLOCKING OUTPUTS</li></ul>	37 38 388 400 501 511 512 522 523 533 533 533 533 533 5355 5355 5355 5355 5355 5355



## **ST2205U**

16.1.1 Clock Phase and Polarity Controls	
16.1.2 Transmit Buffer and Receive Buffer	. 56
16.1.3 Master, Slave Modes and The Shift Register	. 56
16.1.4 SPI Interrupts	
16.2 Interface Signals	. 57
16.3 SPI Control/Status Registers	
16.3.1 SPI Data Registers	
16.3.2 SPI Control Register	
16.3.3 SPI Status Register	
16.3.4 SPI IIS interface	
17. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER	60
17.2 LIART Operations	60
17.2 UART Operations 17.2.1 NRZ mode	60
17.2.2 IrDA mode	
17.2.3 Transmitter Operation	
17.2.4 Receiver Operation	
17.3 Interface Signals	
17.4 UART Control/Status Registers	
17.4.1 UART Control Register	
17.4.2 UART Status Control Register	
17.4.3 IrDA Control Register	
17.4.4 UART Data Register	. 63
17.5 Settings For Standard Baud Rates	. 64
18. Universal Serial Bus (USB)	. 66
18.2 USB Control/Status Registers	. 67
18.2.1 USB Control Register	. 67
18.2.2 USB Interrupt Control Register	. 67
18.2.3 USB Interrupt Request Register	
18.2.4 USB Buffer Status Register	
18.2.5 Endpoint0 Control Register	69
18.2.6 Endpoint0 OUT Buffer Data Length Register	
18.2.7 Bulk IN/OUT Endpoints Control Register	
18.2.8 Bulk OUT Endpoint Data Length Register	70
19. DIRECT MEMORY ACCESS (DMA)	71
19.1 DMA Control Register.	
19.1.1 DMA Pointer Register	
19.1.2 DMA Bank Register	
19.1.3 DMA Length Register	
19.1.4 DMA Register Select Bits	70
19.1.5 DMA Mode Selection Register	72
20. Nand Flash Interface	
20.1 Nand Flash Interface, Port-F	
20.2 Error Correction Code (ECC)	.73
20.3 Nand Flash Interface Control Registers	
21. POWER DOWN MODES	-
21.1 WAI-0 Mode:	-
21.2 WAI-1 Mode:	
21.3 STP Mode:	
22. WATCHDOG TIMER	
22.1 WDT Operations	
23. Real Time Clock	
24. LOW VOLTAGE DETECTOR (LVD)	
25. LOW VOLTAGE RESET (LVR)	
26. ELECTRICAL CHARACTERISTICS	
26.1 Absolute Maximum Rations	. 81
26.2 DC Electrical Characteristics	. 81
AC Electrical Characteristics	. 81
27. APPLICATION CIRCUITS	. 84
28. REVISIONS	~ -



# **1. GENERAL DESCRIPTION**

The ST2205U is a 8-bit integrated microcontroller designed with CMOS silicon gate technology. The true static CPU core, power down modes and dual oscillators design makes the ST2205U suitable for power saving and long battery life designs. The ST2205U integrates various logic to support functions on-chip which are needed by system designers. This is also important for lower system complexity, small board size and, of course, shorter time to market and less cost.

The ST2205U features the capacity of memory access of maximum 44M bytes which is needed by products with large data bases. Six chip selects are equipped for direct connection to external ROM, SRAM, Flash memory or other devices. Maximum one single device of 16M bytes is possible.

Two DMA channels make fast data transfer possible and easy. Both source and destination pointers can refer to the whole memory space with 15-bit pointers and bank registers. Besides normal operation, two special modes are designed for double transfer speed of Nand Flash memory and also fast graphic operation between two display pictures.

Nand Flash is a low cost mass data storage solution for newly design. The ST2205U equips a Nand flash interface to connect both Nand and And Flash memories. Both ECC generating and checking functions are supported. These are very important for Flash data management.

The ST2205U has 56 I/Os grouped into 7 ports, Port-A ~ Port-F and Port-L. Each pin can be programmed to input or output. There are two options: pull-up/down for inputs of Port-C and only pull-up for inputs of the other ports. In case of output, there are open-drain/CMOS options for outputs of PortC and only CMOS for other ports. Port-A is designed for keyboard scan with de-bounce and transition triggered interrupt, while Port-C/D/E/F/L are shared with other system functions. All the properties of I/O pins are still programmable when they are assigned to another function. This enlarges the flexibility of the usage of function signals.

The internal 32K bytes RAM helps to drive large LCD panels up to 160xRGBx120. Together with 16-graylevel support, the ST2205U can rich display information and the diversity of contents as well. This is done with no need of external display RAM because of the special internal memory sharing design. The variable display buffer technique also make large panel size with small internal RAM possible. User may free major internal RAM for temporary computing or access while keeping the display content correct.

The ST2205U equips serial communication ports of one UART and one SPI to perform different communications, ex.: RS-232

and IrDA, with system components or other products such as PC, Notebook, and popular PDA. Two clocking outputs can produce synthesized PWM signals or high frequency carrier for IR remote control. This helps products become more useful in our daily life.

Communication with PC via USB is becoming more and more popular. The ST2205U features one PLL, a 3.3V regulator, and a USB 1.1 device engine to satisfy the strong demand of fast data transfer from market. Both HID and Mass storage classes are supported as well as the firmware libraries and the Windows drivers.

The built-in four channels PSG and a 12-bit current DAC provide a nice quality voice together with a 4-channel wavetable melody in the background. Both voice and melody functions have buffers to make program easier and well structured, and also a 16x8 multiplier is to control the volumn of each channel. Besides hardware, ADPCM algorithm and a MIDI converter Windows software are also provided to speed up the development. In addition to current DAC, two dedicated pins with large driving capacity can drive a buzzer/speaker directly for minimum cost.

The ST2205 has one Low Voltage Detector (LVD) for power management. The status of internal or external power can be detected and reported to the management software.

Power bouncing during power on is a major problem when designing a reliable system. The ST2205U equips Low Voltage Reset (LVR) function to keep whole system in reset status when power is low. After the power backs to normal, the system may recover its original states and keeps working correctly. Besides LVR, Watch Dog Timer (WDT) is also built-in and is an essential function for a good design.

Power consumption is another big issue for a battery-powered device. The ST2205U has different power down modes and clock switch scheme to make the consuming power as low as possible. The built-in Real Time Clock (RTC) is not only for keeping time correctly but also an alternative of software timer with much lower working power.

The ST2205U equips an ICE debug interface for efficient development flow. Besides hardware emulator, a software simulator is also supported to save programmers setting up the system and makes programming be at anywhere.

With these integrated functions inside, the ST2205U single chip microcontroller is a right solution for PDA, translator, databank and other consumer products.




FIGURE 1-1 ST2205U Block Diagram





## 2. FEATURES

- Totally static 8-bit CPU
- ROM: 16K x 8-bit(OTP)
- RAM: 32K x 8-bit
- Stack: Up to 128-level deep
- Operation voltage: 2.4V ~ 3.6V
- Operation frequency:
   4.0Mhz@2.4V(Min.)
   6.0Mhz@2.7V(Min.)
- One <u>16x8</u> Signed Multiplier
- Low Voltage Reset (LVR)
  - Two levels of bonding options
  - Low Voltage Detector (LVD)
  - Programmable 4 levels
  - System power or external battery level can be detected.
  - Flash Memory Interface
  - On the fly ECC code generation and detection
  - Fast data transfer with dedicated DMA channel
  - Nand and And type Flash supported
- USB 1.1 device

- Integrate one PLL to produce 48Mhz clock
- Built-in 3.3V regulator for transceiver
- Mass storage class supported
- Double buffering and direct buffer access increase throughput and ease real-time data transfer

### Direct Memory Access (DMA)

- Two channels with special modes for Flash and display
   Three address generation modes
- Memory configuration
  - Four kinds of banks for bios, program, data, interrupt and internal RAM
  - 13-bit bank registers support up to 44M bytes
  - Six programmable chip-selects with 4 modes
  - Maximum single device of 16M bytes
- General-Purpose I/O (GPIO) ports
  - 56 multiplexed CMOS bit programmable I/Os
  - Hardware de-bounce option for Port-A
  - Bit programmable pull-up/down or open-drain/CMOS
- Timer/Counter
  - Four 12-bit and one 8-bit timers
  - Seven fixed time bases
- Watchdog Timer (WDT)
  - Two selectable time bases
  - Programmable WDT interrupt or reset
- Real-time Clock (RTC)
  - Full clock function, second/ minute/ hour and day, with three counters and interrupts
  - One programmable alarm
- Three External Interrupt Sources
- Three clocking outputs
  - Clock sources including Timer0, OSCN clock, baud rate generator
- Prioritized interrupts with dedicated exception vectors
   External interrupts (x3) (edge triggered)

- PortA interrupt (transition triggered)
- LCD buffer interrupt
- Base timer interrupt (x8)
- Timer0~3 interrupts (x4)
- SPI interrupts (x2)
- UART interrupts (x2)
- USB interrupts (x6)
- PCM interrupt
- RTC interrupts (x4)
- Dual clock sources with warm-up timer
  - Low frequency crystal oscillator (OSCX)
  - High frequency resistor or crystal/resonator oscillator
  - (OSC) selected by pin option ...... 455K~8M Hz
- LCD Controller (LCDC)
  - Programmable display size:
    - COM: 512 max. SEG: 1024 max.
    - Max. 160xRGBx120 color STN supported by internal buffer
  - Hardware 4/16 gray levels with 5-bit palette, up to 4096 colors supported
  - Share system memory with display buffer and with no loss of the CPU time
  - Support 1-/4-/8-bit LCD data bus
  - Diverse functions including virtual screen, panning, scrolling, contrast control, alternating signal generator, buffer switching and fast graphic data manipulation
- Programmable Sound Generator (PSG)
  - Four channels with three playing modes:
  - 9-bit ADPCM, 8-bit PCM and 8-bit melody
  - One 16-byte buffer and 6-bit volume control per channel
  - Wavetable melody support
  - Two dedicated PWM outputs for direct driving
- 12-bit current DAC with two 4-word buffer
- Universal Asynchronous Receiver/Transmitter (UART)

   Full-duplex operation
  - Baud rate generator with one digital PLL
  - Standard baud rates of 600 bps to 115.2 kbps
  - Both transmitter and receiver buffers supported
  - Direct glueless support of IrDA physical layer protocol
  - Two sets of I/Os (TX,RX) for two independent devices
- Serial Peripheral Interface (SPI)
  - Inter IC sound (IIS) supported
  - Master and slave modes
  - Five serial signals including enable and data-ready
  - Both transmitter and receiver buffers supported
  - Programmable data length from 7-bit to 16-bit
- Three power down modes
  - WAI0 mode
  - WAI1 mode
  - STP mode
- On-chip ICE debug interface



# **3. SIGNAL DESCRIPTIONS**

Function Group	Pad No.	Designation	Description
	Fau NO.	Designation	
Power	11,61,83, 84,100, 104,117 132	VDD, IOVDD,AVDD PSGVDD, USBVDD PLLVDD, VPP	VDD: Power supply for internal core IOVDD: Power supply for IO AVDD: Power supply for analog blocks PSGVDD: Power supply for PSGO and PSGOB USBVDD: Power supply for USB circuit PLLVDD: Power supply for PLL circuit VPP: Power supply for programming OTP ROM
Ground	10,40,85, 96,103, 105,114, 129	VSS,IOVSS,AVSS1 AVSS2,PSGVSS, USBVSS,PLLVSS	VSS: Power ground for internal core IOVSS: Power ground for IO AVSS: Power ground for analog blocks PSGVSS: Power ground for PSGO and PSGOB USBVSS: Power ground for USB circuit PLLVSS: Power ground for PLL circuit
System control	1,30,68,86 87,115,116 120, 124~128	RESET , TEST1/2/3, ICE1/2/3/4/5/6, MMD/CS0 , LVRSEL VIN	<ul> <li>RESET : Active low system reset signal input</li> <li>TEST1/2/3, ICE1/2/3/4/5/6: Leave them open when normal operation</li> <li>MMD/CS0: Memory modes selection pin</li> <li>Normal mode: Enable internal ROM. MMD/CS0 connects to GND.</li> <li>Emulation mode: Disable internal ROM. MMD/CS0 connects to chip-select pin of external ROM. One resistor should be added between VCC and this pin. After reset cycles, MMD/CS0 changes to be an output, and outputs signal CS0.</li> <li>LVRSEL: LVR active level selection input</li> <li>Low: LVR active level is 2.1V</li> <li>High: LVR active level is 2.8V</li> <li>VIN: Input voltage level for Low Voltage Detection</li> </ul>
Clock	118,119, 121~123	XMD, XIO,OSCI OSCXO,OSCXI	<ul> <li>XMD: High frequency oscillator (OSC) mode selection input</li> <li>Low: <u>Crystal mode</u> One crystal or resonator should be connected between OSCI and XIO</li> <li>High: <u>Resistor oscillator mode</u> One resistor should be connected between OSCI and VCC</li> <li>OSCXI, OSCXO: Connect one 32768Hz crystal between these two pins when using low frequency oscillator</li> </ul>
	29,31	WR, RD	External memory R/W control signals
External memory bus signals	41~60, 62~64	A[22:0]	External memory address bus
	32~39	D[7:0]	External memory data bus
PWM DAC Current DAC	130,131	PSGO/COUT, PSGOB	<b>PSGO/PSGOB:</b> PSG outputs. Connect to one buzzer or speaker <b>COUT:</b> Also 12-bit current DAC output by register control
Keyboard scan signal (return line)	106~113	PA7~0	I/O port A
GPIO	2,88~95	PB7~0 PC0	I/O port B and PC0






Function Group	Pad No.	Designation	nal Function Groups (continued) Description
Flash Data Bus	65~67, 69~73	FD7~0/PF7~0	Flash data bus
Flash read/write signals	27,28	RXD1/ FWR /PD7 TXD1/ FRD /PD6	When function bits are set, and I/O direction is output, and FEN=1, PD7/6 are flash control signals
Chip selects	21~26	CS5 ~ 1/PD4~0, CS6 /A23/PD5	I/O port D and chip-select outputs
UART	8,9 27,28	RXD0/PC7,TXD0/PC 6, RXD1/FWR/PD7 TXD1/FRD/PD6	UART signals and I/Os
SPI	3~7	DATA_READY /PC5 , SS/PC4 , SDO/PC3 , SDI/PC2 , SCK/PC1	SPI signals and I/Os
Clocking output/ External clock input or interrupt sources	13~15	BCO/INTX2/PE2 , OSCN/INTX1//PE1 TCO0/INTX0//PE0	<ul> <li>When function bits are set, and I/O direction is output, these three can be clocking outputs.</li> <li>When function bits are set, and I/O direction is input, these three can be external clock inputs or external interrupt sources.</li> <li>When function bits are cleared, they are three GPIOs.</li> </ul>
LCD control signals	12,16~20, 74~82	FLM/PL7, LP1/PL6, AC/PL5 , CP/PL4, LD[3:0]/PL3~0, LD[7:4]/PE6~3, LP2/PE7, POFF, BLANK,	LCD control signals
USB 1.1	97~99,101 102	VBUS, RPULL, VOUT3.3, D+, D-	<ul> <li>VBUS: Connect to USB bus power</li> <li>D+,D-: USB differential signal pins</li> <li>RPULL: Add a resistor of 1.5KΩ between this pin and D+</li> <li>VOUT3.3: 3.3V regulator output. Connect to USBVDD to supply power for the analog transceiver of USB</li> </ul>



## 4. PAD DIAGRAM





# **5. DEVICE INFORMATION**

- 1. Pad size: 90um x 90um
- 2. Substrate: GND
- 3. Chip size: 3490um x 4070um

PAD No.	Symbol	x	Y
1	ICE6	-1465.1	-1965.0
2	PC0	-1345.1	-1965.0
3	PC1	-1245.1	-1965.0
4	PC2	-1145.1	-1965.0
5	PC3	-1045.1	-1965.0
6	PC4	-945.1	-1965.0
7	PC5	-845.1	-1965.0
8	PC6	-745.1	-1965.0
9	PC7	-645.1	-1965.0
10	VSS	-545.1	-1965.0
11	VDD	-345.1	-1965.0
12	BLANK	-245.1	-1965.0
13	PE0	-145.1	-1965.0
14	PE1	-45.1	-1965.0
15	PE2	55.0	-1965.0
16	PE3	155.0	-1965.0
17	PE4	255.0	-1965.0
18	PE5	355.0	-1965.0
19	PE6	455.0	-1965.0
20	PE7	555.0	-1965.0
21	PD0	655.0	-1965.0
22	PD1	755.0	-1965.0
23	PD2	855.0	-1965.0
24	PD3	955.0	-1965.0
25	PD4	1055.0	-1965.0
26	PD5	1155.0	-1965.0
27	PD6	1255.0	-1965.0
28	PD7	1355.0	-1965.0
29	WR	1475.0	-1965.0
30	MMD/CS0	1675.0	-1940.0
31	RD	1675.0	-1820.0
32	D7	1675.0	-1700.0
33	D6	1675.0	-1600.0
34	D5	1675.0	-1500.0
35	D4	1675.0	-1400.0

PAD No.	Symbol	x	Y
36	D3	1675.0	-1300.0
37	D2	1675.0	-1200.0
38	D1	1675.0	-1100.0
39	D0	1675.0	-1000.0
40	IOVSS	1675.0	-900.0
41	A0	1675.0	-800.0
42	A1	1675.0	-700.0
43	A2	1675.0	-600.0
44	A3	1675.0	-500.0
45	A4	1675.0	-400.0
46	A5	1675.0	-300.0
47	A6	1675.0	-200.0
48	A7	1675.0	-100.0
49	A17	1675.0	0.0
50	A18	1675.0	100.0
51	A19	1675.0	200.0
52	A20	1675.0	300.0
53	A21	1675.0	400.0
54	A22	1675.0	500.0
55	A8	1675.0	600.0
56	A9	1675.0	700.0
57	A10	1675.0	800.0
58	A11	1675.0	900.0
59	A12	1675.0	1000.0
60	A13	1675.0	1100.0
61	IOVDD	1675.0	1200.0
62	A14	1675.0	1300.0
63	A15	1675.0	1400.0
64	A16	1675.0	1500.0
65	PF0	1675.0	1600.0
66	PF1	1675.0	1700.0
67	PF2 1675.		1820.0
68	TEST1	1675.0	1940.0
69	PF3	1475.0	1965.0
70	PF4	1355.0	1965.0




PAD No.	Symbol	x	Y
71	PF5	1255.0	1965.0
72	PF6	1155.0	1965.0
73	PF7	1055.0	1965.0
74	PL0	955.0	1965.0
75	PL1	855.0	1965.0
76	PL2	755.0	1965.0
77	PL3	655.0	1965.0
78	PL4	555.0	1965.0
79	PL5	455.0	1965.0
80	PL6	355.0	1965.0
81	PL7	255.0	1965.0
82	POFF	155.0	1965.0
83	VPP	55.0	1965.0
84	VDD	-45.0	1965.0
85	VSS	-245.0	1965.0
86	TEST2	-345.0	1965.0
87	TEST3	-445.0	1965.0
88	PB0	-545.0	1965.0
89	PB1	-645.0	1965.0
90	PB2	-745.0	1965.0
91	PB3	-845.0	1965.0
92	PB4	-945.0	1965.0
93	PB5	-1045.0	1965.0
94	PB6	-1145.0	1965.0
95	PB7	-1245.0	1965.0
96	USBVSS	-1438.0	1965.0
97	RPULL	-1656.1	1965.0
98	D+	-1675.0	1764.7
99	D-	-1675.0	1644.7
100	USBVDD	-1675.0	1532.7
101	VOUT3.3	-1675.0	1422.7
102	VBUS	-1675.0	1232.7
103	AVSS2	-1675.0	1075.8
104	PLLVDD	-1675.0	975.8
105	PLLVSS	-1675.0	875.8

PAD No.	Symbol	X	Y	
106	PA0	-1675.0	747.1	
107	PA1	-1675.0	647.1	
108	PA2	-1675.0	547.1	
109	PA3	-1675.0	447.1	
110	PA4	-1675.0	347.1	
111	PA5	-1675.0	247.1	
112	PA6	-1675.0	147.1	
113	PA7	-1675.0	47.1	
114	AVSS1	-1675.0	-53.0	
115	VIN	-1675.0	-153.0	
116	LVRSEL	-1675.0	-253.0	
117	AVDD	-1675.0	-353.0	
118	OSCXI	-1675.0	-453.0	
119	OSCXO	-1675.0	-553.0	
120	RESET	-1675.0	-653.0	
121	OSCI	-1675.0	-753.0	
122	XIO	-1675.0	-853.0	
123	XMD	-1675.0	-953.0	
124	ICE3	-1675.0	-1053.0	
125	ICE2	-1675.0	-1153.0	
126	ICE1	-1675.0	-1253.0	
127	ICE4	-1675.0	-1353.0	
128	ICE5	-1675.0	-1453.0	
129	PSGVSS	-1675.0	-1553.0	
130	PSBO	-1675.0	-1673.0	
131	PSGOB	-1675.0	-1793.0	
132	PSGVDD	-1675.0	-1913.0	



## 6. CPU

Register Model



## Accumulator (A)

The Accumulator is a general-purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

## Index Registers (X,Y)

There are two 8-bit Index Registers (**X** and **Y**), which may be used to count program steps or to provide and index value to be used in generating an effective address. When executing an instruction, which specifies indexed addressing, the CPU fetches the OP code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre or post-indexing of indirect addresses is possible.

## Stack Pointer (S)

The Stack Pointer is an 8-bit register, which is used to control the addressing of the variable-length stack. It's range from 100H to 1FFH total for 256 bytes (128 level deep). The stack pointer is automatically increment and decrement under control of the microprocessor to perform stack manipulations under Accumulator A Index Register Y Index Register X Program Counter PC Stack Pointer S

direction of either the program or interrupts (IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer is initialized by the user's software.

## Program Counter (PC)

The 16-bit Program Counter register provides the address, which step the microprocessor through sequential program instructions. Each time the microprocessor fetches and instruction from program memory, the lower byte of the program counter (**PCL**) is placed on the low-order bits of the address bus and the higher byte of the program counter (**PCH**) is placed on the high-order 8 bits. The counter is increment each time an instruction or data is fetched from program memory.

## Status Register (P)

The 8-bit Processor Status Register contains seven status flags. Some of these flags are controlled by program; others may be also controlled by the CPU as well. The instruction set contains a member of conditional branch instructions that are designed to allow testing of these flags. Refer to TABLE 6-1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
N	V	1	В	D	I	Z	С	
Bit	7: N: Signed flag	g by arithmetic		Bit 3:	D: Decimal mo	ode flag		
1 =	Negative			1 = D	Decimal mode			
0 =	Positive			0 = B	Binary mode			
Bit 6	6: V: Overflow o	f signed Arithmetic	flag	Bit 2:	I : Interrupt disa	able flag		
1 =	Negative	-	-	1 = Interrupt disable				
0 =	Positive			0 = Interrupt enable				
				Bit 1:	Z: Zero flag			
				1 = Z	lero			
				0 = N	lon zero			
Bit 4	4: B: BRK interr	upt flag		Bit 0:	<b>C</b> : Carry flag			
1 =	BRK interrupt occu	Carry						
0 =	Non BRK interrupt	occur		0 = N	lon carry			

TABLE 6-1 Status Register (P)



# 7. MEMORY CONFIGURATION

## 7.1 Memory Map and Banking

The logical memory space of ST2205U is divided into 4 parts: \$0000~\$1FFF (8K), \$2000~\$3FFF (8K), \$4000~\$7FFF (16K), and \$8000~FFFF (32K). First is for control registers, stack, and system memory. The rest are three banked areas for physical memory space. The physical memory space here can refer to two areas which are internal 32KB RAM area and extended 48MB memory area.

Logical address in banked areas combines one of three bank registers, BRR, PRR and DRR, respectively and then be mapped to a continuous 26bit wide physical address. BRR is a 13-bit Bios Program ROM Bank register and controls the 8KB banked logical area in \$2000~\$3FFF. PRR is Program ROM Bank Register and is 12-bit long, and its logical address is \$4000~\$7FFF. The third one **DRR** is Data ROM Bank Register of a length of 11 bits. DRR control the last logical area,

\$8000~\$FFFF. These three bank registers can refer to a maximum extended memory space of 48M bytes.

Note: Only 44M (28M when CSM0="0") bytes is addressable by chip selects.

Besides extended memory, the internal 32KB RAM can also be accessed by three bank registers by setting bit15 of each bank register. With BRR[15]=1, 8KB internal RAM (\$2000~\$3FFF) can be accessed. And with PRR[15]=1, 16KB internal RAM (\$4000~\$7FFF) can be accessed. Moreover, the whole 32KB internal RAM (\$8000~\$FFFF) can be accessed by setting DRR[15].

Refer to TABLE 7-1 for three bank registers. Refer to FIGURE 7-1 for memory mapping of ST2205U.

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$32	PRRL	R/W	PRR[7]	PRR[6]	PRR[5]	PRR[4]	PRR[3]	PRR[2]	PRR[1]	PRR[0]	0000 0000
\$33	PRRH	R/W	PRR[11	-	-	-	PRR[11]	PRR[10]	PRR[9]	PRR[8]	0 0000
\$34	DRRL	R/W	DRR[7]	DRR[6]	DRR[5]	DRR[4]	DRR[3]	DRR[2]	DRR[1]	DRR[0]	0000 0000
\$35	DRRH	R/W	DRR[10]	-	-	-	-	DRR[10]	DRR[9]	DRR[8]	0000
\$36	BRRL	R/W	BRR[7]	BRR[6]	BRR[5]	BRR[4]	BRR[3]	BRR[2]	BRR[1]	BRR[0]	0000 0000
\$37	BRRH	R/W	BRR[15]	-	-	BRR[12]	BRR[11]	BRR[10]	BRR[9]	BRR[8]	10 0000
\$37       BRRH       R/W       BRR[15]       -       BRR[12]       BRR[11]       BRR[10]       BRR[9]       BRR[8]       10 0000         BRR[0:11]       : 13-bit       BRR bank register. Control logical banked area of \$2000~\$3FFF.       PRR[0:11]       : 12-bit       PRR bank register. Control logical banked area of \$4000~\$7FFF.         DRR[0:11]       : 12-bit       PRR bank register. Control logical banked area of \$4000~\$7FFF.         DRR[0:11]       : 11-bit       DRR bank register. Control logical banked area of \$8000~\$FFFF.         BRR[15]/PRR[15]/DRR[15]       : Internal RAM mapping control         0       = Disable internal RAM mapping. Banked area refers to extended memory space.											

### TABLE 7-1 Bank Registers and Logical Bange

1 = Enable respective internal RAM mapping of each banked area






FIGURE 7-1 Memory Mapping of ST2205U



## 7.2 Control Registers

Address \$000~\$07F is for control registers. Refer to TABLE 7-2 for the summary of all registers. There are more details of registers in the related sections.

TABLE 7-2 Control Registers Summary											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
	PA(OUT)	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
\$00	PA*(IN)	R	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
		W	PAPULL[7]	PAPULL[6]	PAPULL[5]		PAPULL[3]	PAPULL[2]			1111 1111
<b>601</b>	PB(OUT)	R/W	PB[7]	PB[6]	PB[5]	PB[4]	PB[3]	PB[2]	PB[1]	PB[0]	1111 1111
\$01	PB*(IN)	R	PB[7]	PB[6]	PB[5]	PB[4]	PB[3]	PB[2]	PB[1]	PB[0]	1111 1111
	PC(OUT)	W R/W	PBPULL[7] PC[7]	PBPULL[6] PC[6]	PBPULL[5] PC[5]	PBPULL[4] PC[4]	PBPULL[3] PC[3]	PBPULL[2] PC[2]	PBPULL[1] PC[1]	PBPULL[0]	1111 1111 1111 1111
\$02		R	PC[7]	PC[6]	PC[5]	PC[4]	PC[3]	PC[2]	PC[1]	PC[0]	1111 1111
ΨUZ	PC*(IN)	Ŵ		PCPULL[6]			PCPULL[3]				1111 1111
	PD(OUT)	R/W	PD[7]	PD[6]	PD[5]	PD[4]	PD[3]	PD[2]	PD[1]	PD[0]	1111 1111
\$03	. ,	R	PD[7]	PD[6]	PD[5]	PD[4]	PD[3]	PD[2]	PD[1]	PD[0]	1111 1111
-	PD*(IN)	W		PDPULL[6]	PDPULL[5]	PDPULL[4]		PDPULL[2]			1111 1111
	PE(OUT)	R/W	PE[7]	PE[6]	PE[5]	PE[4]	PE[3]	PE[2]	PE[1]	PE[0]	1111 1111
\$04	PE*(IN)	R	PE[7]	PE[6]	PE[5]	PE[4]	PE[3]	PE[2]	PE[1]	PE[0]	1111 1111
		W		PEPULL[6]	PEPULL[5]			PEPULL[2]			1111 1111
	PF(OUT)	R/W	PF[7]	PF[6]	PF[5]	PF[4]	PF[3]	PF[2]	PF[1]	PF[0]	1111 1111
\$05	PF*(IN)	R	PF[7]	PF[6]	PF[5]	PF[4]	PF[3]	PF[2]	PF[1]	PF[0]	1111 1111
<b>#00</b>		W	PFPULL[7]	PFPULL[6]	PFPULL[5]		PFPULL[3]		PFPULL[1]		1111 1111
\$06 \$07	PSC PSE	R/W R/W	PSC[7] PSE[7]	PSC[6] PSE[6]	PSC[5] PSE[5]	PSC[4] PSE[4]	PSC[3] PSE[3]	PSC[2] PSE[2]	PSC[1] PSE[1]	PSC[0]	<u>1111 1111</u> 1111 1111
\$07 \$08	PSE	R/W	PSE[7] PCA[7]	PSE[6] PCA[6]	PSE[5] PCA[5]	PSE[4] PCA[4]	PSE[3] PCA[3]	PSE[2] PCA[2]	PSE[1] PCA[1]	PSE[0] PCA[0]	0000 0000
\$09	PCB	R/W	PCA[7]	PCA[6]	PCA[5] PCB[5]	PCA[4] PCB[4]	PCA[3] PCB[3]	PCR[2]	PCA[1] PCB[1]	PCR[0]	0000 0000
\$0A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000 0000
\$0B	PCD	R/W	PCD[7]	PCD[6]	PCD[5]	PCD[4]	PCD[3]	PCD[2]	PCD[1]	PCD[0]	0000 0000
\$0C	PCE	R/W	PCE[7]	PCE[6]	PCE[5]	PCE[4]	PCE[3]	PCE[2]	PCE[1]	PCE[0]	0000 0000
\$0D	PCF	R/W	PCF[7]	PCF[6]	PCF[5]	PCF[4]	PCF[3]	PCF[2]	PCF[1]	PCF[0]	0000 0000
\$0E	PFC	R/W	RXD0	TXD0	SRDY	SS	MOSI	MISO	SCK	-	0000 000-
\$0F	PFD	R/W	RXD1	TXD1	CS6	CS5	CS4	CS3	CS2	CS1	0000 0000
\$10	PSG0A	R/W	PSG0A[7]	PSG0A[6]	PSG0A[5]	PSG0A[4]	PSG0A[3]	PSG0A[2]	PSG0A[1]	PSG0A[0]	0000 0000
\$11	PSG0B	R/W	PSG0B[7]	PSG0B[6]	PSG0B[5]	PSG0B[4]	PSG0B[3]	PSG0B[2]	PSG0B[1]	PSG0B[0]	0000 0000
\$12	PSG1A	R/W	PSG1A[7]	PSG1A[6]	PSG1A[5]	PSG1A[4]	PSG1A[3]	PSG1A[2]	PSG1A[1]	PSG1A[0]	0000 0000
\$13	PSG1B	R/W	PSG1B[7]	PSG1B[6]	PSG1B[5]	PSG1B[4]	PSG1B[3]	PSG1B[2]	PSG1B[1]	PSG1B[0]	0000 0000
\$14 \$15	PSG2A PSG2B	R/W R/W	PSG2A[7] PSG2B[7]	PSG2A[6] PSG2B[6]	PSG2A[5] PSG2B[5]	PSG2A[4] PSG2B[4]	PSG2A[3] PSG2B[3]	PSG2A[2] PSG2B[2]	PSG2A[1] PSG2B[1]	PSG2A[0] PSG2B[0]	0000 0000
\$15	PSG3A	R/W	PSG3A[7]	PSG3A[6]	PSG3A[5]	PSG3A[4]	PSG3A[3]	PSG3A[2]	PSG3A[1]	PSG3A[0]	0000 0000
\$17	PSG3B	R/W	PSG3B[7]	PSG3B[6]	PSG3B[5]	PSG3B[4]	PSG3B[3]	PSG3B[2]	PSG3B[1]	PSG3B[0]	0000 0000
\$18	VOL0	R/W	VOLS0	-	VOL0[5]	VOL0[4]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0-00 0000
\$19	VOL1	R/W	VOLS1	-	VOL1[5]	VOL1[4]	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	0-00 0000
\$1A	VOL2	R/W	VOLS2	-	VOL2[5]	VOL2[4]	VOL2[3]	VOL2[2]	VOL2[1]	VOL2[0]	0-00 0000
\$1B	VOL3	R/W	VOLS3	-	VOL3[5]	VOL3[4]	VOL3[3]	VOL3[2]	VOL3[1]	VOL3[0]	0-00 0000
\$1C	VOLM0	R/W	-	-	VOLM0[5]	VOLM0[4]	VOLM0[3]	VOLM0[2]	VOLM0[1]	VOLM0[0]	00 0000
\$1D	VOLM1	R/W	-	CLIP	VOLM1[5]	VOLM1[4]	VOLM1[3]	VOLM1[2]	VOLM1[1]	VOLM1[0]	-000 0000
\$1E	PSGC	R/W	P3EN	P2EN	P1EN	POEN	PCMEN	DACEN	PSGO[1]	PSGO[0]	0000 1000
\$1F	PSGM	R/W			PMD2[1]	PMD2[0]	PMD1[1]	PMD1[0]	PMD0[1]		0000 0000
\$20	TOCL	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000 0000
\$21 \$22	T0CH T1CL	R/W	LOAD	T0CK[2] T1C[6]	T0CK[1]	T0CK[0]	T0C[11]	T0C[10]	T0C[9]	T0C[8]	0000 0000
\$22 \$23	T1CL	R/W R/W	T1C[7] LOAD	T1C[6]	T1C[5] T1CK[1]	T1C[4] T1CK[0]	T1C[3] T1C[11]	T1C[2] T1C[10]	T1C[1] T1C[9]	T1C[0] T1C[8]	0000 0000
\$23 \$24	T2CL	R/W	T2C[7]	T2C[6]	T2C[5]	T2C[4]	T2C[3]	T2C[2]	T2C[1]	T2C[0]	0000 0000
\$25	T2CH	R/W	LOAD	T2CK[2]	T2CK[1]	T2CK[0]	T2C[11]	T2C[10]	T2C[9]	T2C[8]	0000 0000
\$26	T3CL	R/W	T3C[7]	T3C[6]	T3C[5]	T3C[4]	T3C[3]	T3C[2]	T3C[1]	T3C[0]	0000 0000
\$27	T3CH	R/W	LOAD	T3CK[2]	T3CK[1]	T3CK[0]	T3C[11]	T3C[10]	T3C[9]	T3C[8]	0000 0000
\$28	TIEN	R/W	T4CK[2]	T4CK[1]	T4CK[0]	T4EN	T3EN	T2ÊN	T1EN	TOEN	0000 0000
\$29	PRS*	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
		W	SRES	SENA	-	-	-	-	-	-	00
\$2A	BTEN	R/W	BTEN7	BTEN6	BTEN5	BTEN4	BTEN3	BTEN2	BTEN1	BTEN0	0000 0000
\$2B	BTREQ*	R	BTREQ7	BTREQ6	BTREQ5	BTREQ4	BTREQ3	BTREQ2	BTREQ1	BTREQ0	0000 0000
		W	BTCLR7	BTCLR6	BTCLR5	BTCLR4	BTCLR3	BTCLR2	BTCLR1	BTCLR0	0000 0000
\$2C	BTC	R/W	BTC[7]	BTC[6]	BTC[5]	BTC[4]	BTC[3]	BTC[2]	BTC[1]	BTC[0]	0000 0000
\$2D	T4C	R/W	T4C[7]	T4C[6]	T4C[5]	T4C[4]	T4C[3]	T4C[2]	T4C[1]	T4C[0]	0000 0000



## ST2205U

S2F         RTC         RW	000 0000
\$30         IRRI         PRRIZ         IRRIZ         IRRZ         IRR	0000 0000
S31         IRRH         RNW         IRR[15]          IRR[11]         IRR[10]         IRR[8]         IRR[10]         IRR[8]         IRR[10]	-00 0000
S32         PRRI         PRRIG         PR	000 000
S33         PRRH         R.W         PRR[15]          PRR[11]         PRR[10]         PRR[0]         PRR[0]<	0000
S34         DRR[L         R.W         DRR[3]         DRR[4]         DRR[3]         DRR[4]	000 0000
S36         DRRH         RAW         DRR[1]         DRR[1] <thdrn< th="">         DRN         DRN         D</thdrn<>	0000
S36         BRRL         R.W         BRR[15]         BRR[16]         BRR[17]         BRR[17] </th <th>000 000</th>	000 000
\$37         BRRH         R.W         BRRIS         AREA         Composition         State         BRRIS          S34	000
\$38         MISC         RW         TEST         TE	000 000
s39         With         Reset W0T         Reset W0T           s39         SYS*         W         XSEL         OSTP         XISTP         XBAK         WSKP         WAIT         IRREN         00           s3A         PMCR         W         PULL         PDBN         INTEG         CSM1         CSM0         PFE[2]         PFE[1]         PFE[0]         00           s3B         XREQ*         W         -         -         -         XREQ2         XREQ1         XREQ	-0 0000
Sige         PE[2]         PFE[1]         PFE[0]         Of 00           Sige         REQ1         R         IRLCD         IRET         IRTT         IRTT <t< th=""><th> 1100</th></t<>	1100
393         SYS         W         XSEL         OSTP         XBAR         WSRP         WAIL         IPTEQ         PFE[2]         PFE[1]         PFE[0]         PFE[2]         PFE[1]         PFE[0]         PTEQ           \$38         XREQ         W         -         -         -         -         XCLR2         XCLR1         XCLR0         TREOL*         R         IRL0D         IRBT         IRTT         IRTT <th>000.000</th>	000.000
\$3A         PMCR         W         PULL         PDBN         INTEG         CSM1         CSM0         PFE[1]         PFE[1]         PFE[0]         XREO           \$3B         XREQ         R         IRLCD         IRBT         IRTT         IRTT         IRT2         IRTT         IRT0         IR	-000 000
\$38         XREQ*         R.         N         XREQ*         R.         NREO1         NREO1         XRED3	0000 000
S3B         AREQ         W         I         I         I         I         XCLR1         XCLR1         XCLR0         XCLR1         XCLR0         XCLR1         XCLR1 <th< th=""><th>000</th></th<>	000
\$3C         IREOL*         R         IPLCD         IRBT         IRT2         IRT2         IRT1         IRT0         IRX         CLRX           \$3D         IREOH*         R         IRRTC         IRPCM         CLRPT         CLRT3         CLRT1         CLRT0         CLRX         IRUTX         IRSTX         IRSTX         00           \$3E         IENAL         RW         CLRCTC         CLRPCM         -         CLRUSB         CLRURX         CLRUX         CLRSTX	000
\$30         IRECL         W         CLRBT         CLRPT         CLRT3         CLRT2         CLRT1         CLRT0         CLRX         OC           \$31         IREAH         RW         CLRTC         CLRPOM         IRUTX         IRBRX         IRBRX         IRBRX         IRBRX         CLRUSB         ICURX         CLRUX	0000 000
\$3D         IREQH*         R         INRTC         IRPCM         IRUSB         IRUSB         IRUSK         IRUSK         IRSTX         IRSTX         IRSTX         IRSTX         IRSTX         IRSTX         IRUSB         IRUSK         IRUSK         IRUSK         IRUSK         IRUSK         IRUSK         IRUSK         IRUTK         IRSTX         IRUSK         IRUSK         IRUTK         IRSTX         IRUSK           \$3F         IENAL         R/W         IERTC         IEPT         IET3         IET2         IET1         IET0         IEX	0000 0000
S3D         INEQR*         W         CLENTC         CLENTM         CLENTX         IESTX         CO           \$41         LSSAL*         W         SSA[13]         SSA[13]         SSA[13]         SSA[11]         SSA[	0000 0000
S3E         IENAL         RW         IERTC         IEPT         IET2         IET1         IET0         IEX         IESTX         IO           S3F         IEASAL*         W         SSA[1]         SSA[3]         SSA[3]         SSA[3]         SSA[2]         SSA[1]         SSA[2]         VM[1]         SA1[1]	0000 0-0
\$36         IENAH         RW         IEPCR         IEURX         IEUTX         IEBRX         IESTX         00           \$40         LSSAH         W         SSAI(1)         SSAI(2)         SSAI(1)         SSAI(1)         SSAI(1)         SSAI(1)         SSAI(1)         SSAI(1)         SSAI(1)         SSAI(1)         SSAI(2)         SSAI(1)         SSAI(2)         SSAI(1)         SSAI(2)         SSAI(1)         SSAI(2)         SSAI(2)         VPI2         VPI1         VPI0         00           \$43         LXMAX         RW         VMI71         XMI61         XMI41         XMI3         XMI21         XMI00         00           \$44         LAWAX         RW         VMI71         YMI61         YMI61         YMI21         YMI11         YMI00         00           \$45         LPAN         RW         -         -         PAI(3)         PAI(2)         PAI(1)         PAI(0)         00           \$46         LGUR         RW         -         LBUF(5)         LBUF(4)         LBUF(3)	0000 000
\$40         LSSAL*         W         SSA[7]         SSA[6]         SSA[4]         SSA[3]         SSA[2]         SSA[1]         SSA[0]         00           \$41         LSSAL*         W         SSA[15]         SSA[14]         SSA[13]         SSA[12]         SSA[11]         SSA[2]         SSA[1]         SSA[2]         SSA[1]         SSA[2]         VP[7]         VP[6]         LBUF[7]         LPU[7]	0000 0- 0
stat         LSSAH*         W         SSA[15]         SSA[14]         SSA[13]         SSA[12]         SSA[10]         SSA[9]         SSA[10]         CMI[1]         LPM[0]         CO           \$44         LCKR*         W         -         -         FRA[2]         FRA[2]         FRA[2]         FRA[1]         FRA[0]         -         -         -         C[4]         AC[3]         AC[2]         AC[1]         AC[2]         AC[1]	0000 000
sta         LVPW'         W         VP[7]         VP[6]         VP[4]         VP[3]         VP[2]         VP[1]         VP[0]         00           \$43         LXMAX         RW         XM[7]         XM[6]         XM[6]         XM[4]         XM[3]         YM[2]         YM[1]         YM[0]         00           \$44         LYMAX         R/W         YM[7]         YM[6]         YM[5]         YM[4]         YM[3]         YM[2]         YM[1]         PAN(0)         00           \$44         LYMAX         R/W         -         -         PAN(3)         PAN(2)         PAN(1)         PAN(0)         00           \$44         LGTR         R/W         LBUF[7]         LBUF[6]         LBUF[6]         LBUF[7]         LBUF[6]         LBUF[7]         LBUF[6]         LCK[7]         CK(1)         CK(2)         GL(1)         GL(2)         GL(1)         GL(2)         GL(1)         CK(2)         CK(1)         CK(2)         CK(1)         CK(2)         CK(1)         CK(2)	0000 0000
stal         LXMAX         R/W         XM[7]         XM[6]         XM[6]         XM[4]         XM[4]         XM[2]         XM[1]         XM[0]         DCG           \$44         LYMAX         R/W         YM[7]         YM[6]         YM[5]         YM[4]         YM[3]         YM[2]         YM[1]         YM[0]         OC           \$45         LPAN         R/W         -         -         PAN[3]         PAN[2]         PAN[1]         PAN[0]         OC           \$46         LBUF         R/W         LBUF[7]         LBUF[6]         LBUF[5]         LBUF[4]         LBUF[2]         LBUF[1]         LBUF[0]         OC           \$47         LCTR         R/W         LPMR         BLNK         REV         GL[3]         GC[2]         CK[1]         LCK[0]         -           \$48         LCRR         W         -         FRA[5]         FRA[4]         FRA[2]         FRA[1]         CK[0]         -           \$44         LAC         R/W         -         -         CA[4]         AC[3]         AC[2]         AC[1]         AC[0]         -           \$44         LPML         R/W         -         -         CA[4]         PAL[2]         PL[1]         PL[0]<	0000 0000
S44         LYMAX         R/W         YM[7]         YM[6]         YM[5]         YM[4]         YM[2]         YM[1]         YM[0]         OD           S45         LPAN         R/W         R/W         EBUF[7]         LBUF[6]         LBUF[5]         LBUF[3]         LBUF[2]         LBUF[1]         LBUF[0]         00           S46         LBUF         R/W         LBUF[2]         LBUF[1]         LBUF[0]         00           S47         LCTR         R/W         LBUF[2]         LBUF[1]         LBUF[0]         00           S48         LCKR*         W         -         LAC(1)         AC(2)         AC(1)         LCK(2)         -           S48         LPWM         R/W         4GPS[1]         4GPS[0]         LPWM[3]         LPWM[1]         LPWM[1]         PW(1)         PW(1)         -         -         -         LPAL[4]         LPAL[2]         LPAL[1]         AC(1)         AC(1)         -         -         -         -         -         LPAL[4]         LPAL[2]         LPAL[1]         PL2[0)         00         -         -         -         -         -         LPAL[4]         LPAL[2]         LPAL[1]         PL2[0]         00         -         -         -	000 0000
\$45         LPAN         R.W         L         PAN[0]         PAN[0]         PAN[1]         PAN[0]         OD           \$46         LBUF         RW         LBUF[6]         LBUF[6]         LBUF[4]         LBUF[3]         LBUF[2]         LBUF[1]         LBUF[0]         OC           \$47         LCTR         R.W         LPWR         BLNK         REV         GL[3]         GL[2]         GL[1]         GL[0]         10           \$48         LCRR         W         -         FR[5]         FR[4]         FR[3]         FR[4]         FR[2]         FR[1]         FR[0]         -           \$44         LAC         R.W         -         FR[5]         FR[4]         FR[3]         FR[2]         PR[4]         PR[2]         PR[4]         PR[2] <th>000 000</th>	000 000
S46         LBUF         R.W         LBUF(7)         LBUF(6)         LBUF(1)         LBUF(3)         LBUF(2)         LBUF(1)         LBUF(2)         LCK(1)         LPU(1)         LPU(1) <th>000 0000</th>	000 0000
\$47         LCTR         R/W         LPWR         BLNK         REV         GL[3]         GL[2]         GL[1]         GL[0]         11           \$48         LCKR*         W         -         -         LMOD[1]         LMOD[0]         LCK[3]         LCK[2]         LCK[1]         LCK[1]         LCK[0]         -           \$44         LAC         R/W         -         -         AC[4]         AC[3]         AC[2]         AC[1]         AC[1]         AC[0]         -           \$44         LAC         R/W         -         -         -         AC[4]         AC[3]         AC[2]         AC[1]         AC[0]         -           \$44         LPAL         R/W         -         -         -         CA[4]         AC[3]         AC[2]         PK[1]         PL[0]         00           \$44         PLAL         R/W         -         -         -         LPA[4]         PL[2]         PU[1]         PL[0]         00           \$44         PL(UT)         RWL[7]         PL[6]         PL[5]         PL[4]         PL[2]         PU[1]         PL[0]         00           \$54         SATAH         R/W         SD[7]         SD[6]         SD[13]	000 0000
\$49         LFRA'         W         FRA[5]         FRA[4]         FRA[2]         FRA[1]         FRA[0]            \$44         LAC         RW	0000 - 00
S4A         LAC         R/W         -         -         AC[4]         AC[3]         AC[2]         AC[1]         AC[0]         -           S4B         LPPM         R/W         R/W         -         -         -         -         LPWM[4]         LPWM[3]         LPWM[2]         LPWM[1]         LPWM[0]         -           S4C         LPAL         R/W         -         -         -         LPAL[4]         LPWM[3]         LPWM[2]         LPWM[1]         LPWM[0]         -           S4C         PAL         R         PL[7]         PL[6]         PL[5]         PL[4]         PL[3]         PAL[2]         PL[1]         PL[0]         00           S4F         PCL         R/W         PL[7]         PL[6]         PLUL[5]         PLUL[4]         PL[2]         PL[1]         PL[0]         00           S4F         PCL         R/W         SD[15]         SD[4]         SD[3]         SD[2]         SD[1]         SD[0]         27           S55         SDATAH         R/W         SD[15]         SD[4]         SD[13]         SD[12]         SD[11]         SD[0]         27           S55         SMOD         R/W         SCK[2]         SCK[1]         SCK[0] <th>-00 0000</th>	-00 0000
\$48         LPWM         R/W         4GPS[1]         4GPS[0]         LPWM[5]         LPWM[4]         LPWM[2]         LPWM[1]         LPWM[1]         LPWM[0]	-00 0000
\$4C         LPAL         R/W         -         LPAL[4]         LPAL[3]         LPAL[2]         LPAL[1]         LPAL[0]         00           \$4E         PL(OUT)         R/W         PL[7]         PL[6]         PL[5]         PL[4]         PL[3]         PL[2]         PL[1]         PL[0]         00           \$4F         PCL         R/W         PL[7]         PL[6]         PL[5]         PL[4]         PL[2]         PL[1]         PL[0]         00           \$4F         PCL         R/W         PCL[7]         PCL[6]         PCL5]         PCL[4]         PL[3]         PL[2]         PCL[1]         PCL[0]         11           \$50         SDATAH         R/W         SD[15]         SD[14]         SD[12]         SD[11]         SD[0]         SD[9]         SD[9]         SD[9]         ???           \$52         SCTR         R/W         SD[15]         SD[14]         SD[12]         SD[10]         SD[0]         ???         \$S2         SCTR         R/W         SCK[2]         SCK[1]         SCK[0]         BC[3]         BC[2]         BC[11]         BC[0]         00           \$54         SSR*         R         -         R         -         -         LVD[1]         LVD[	0 0000
PL(OUT)         R/W         PL[7]         PL[6]         PL[5]         PL[4]         PL[3]         PL[2]         PL[1]         PL[0]         00           \$4E         PL(IN)*         R         PL[7]         PL[6]         PL[5]         PL[4]         PL[3]         PL[2]         PL[1]         PL[0]         00           \$4F         PCL         R/W         POL[7]         PL[6]         PL[15]         PL[4]         PPL[3]         PL[2]         PL[1]         PL[0]         00           \$4F         PCL         R/W         POL[7]         PDC[6]         PDL[5]         PL[4]         PPL[3]         PL[2]         PL[1]         PL[0]         00           \$4F         PCL         R/W         SD[7]         SD[6]         SD[5]         SD[4]         SD[3]         SD[2]         SD[1]         SD[0]         ???           \$51         SDATAL         R/W         SD[7]         SD[6]         SD[14]         SD[3]         SD[2]         SD[1]         SD[0]         ???           \$52         SCR         R/W         SD[7]         SC[2]         SC[1]         SC[2]         SC[1]         BC[2]         BC[3]         BC[2]         BC[4]         CD[3]         CD[3]         CD[3]	0000 000
\$4E         PL(IN)*         R         PL[7]         PL[6]         PL[5]         PL[4]         PL[3]         PL[2]         PL[1]         PL[0]         00           \$4F         PCL         RW         PL[7]         PL[0L[6]         PLUL[5]         PPLUL[3]         PLPUL[2]         PLPUL[1]         PLPUL[0]         00           \$4F         PCL         RW         PCL[7]         PCL[6]         PCL[5]         PCL[3]         PCL[3]         PPL13         SD[2]         PD11         PD101         11           \$50         SDATAL         RW         SD[7]         SD[6]         SD[3]         SD[12]         SD[11]         SD[0]         SD[3]         SD[2]         SD[11         SD[0]         PCL[3]         PCL[3]         PCL[2]         PCL[1]         PCL[0]         11           \$51         SDATAL         RW         SD[7]         SD[6]         SD[13]         SD[12]         SD[11]         SD[0]         SD[3]         SD[2]         SD[1]         BC[0]         00           \$53         SCKR         RW         SD[7]         SCK[2]         SCK[1]         SCK[1]         SCK[0]         BC[3]         BC[2]         BC[1]         BC[1]         DC         FU         FU         BC         <	0000 0000
PL(IN)         W         PLPULL[7]         PLPULL[6]         PLPULL[5]         PLPULL[4]         PLPULL[2]         PLPULL[1]         PLPUL[1]         PLPUL[2]         PLPUL[2]         PLPUL[2]	0000 000
w         PLPOLL[j]         PLPOL[j]         SD[j]         S	0000 0000
\$50         SDATAL         R/W         SD[7]         SD[6]         SD[5]         SD[4]         SD[3]         SD[2]         SD[1]         SD[0]         ??           \$51         SDATAH         R/W         SD[15]         SD[14]         SD[13]         SD[12]         SD[11]         SD[10]         SD[9]         SD[8]         ??           \$52         SCTR         R/W         SPIEN         RXIEN         ERIEN         MEREN         DRINV         POL         PHA         SMOD         00           \$53         SCKR         R/W         SCK[2]         SCK[1]         SCK[0]         BC[3]         BC[2]         BC[1]         BC[0]         00           \$54         SSR*         R         -         RXRDY         TXEMP         SBZ         MDERR         OERR         BCERR         -0           \$55         SMOD         R/W         -         -         -         LVD[1]         LVD[0]         LVDS         HIGH         -         LVD[1]         LVD[1]         LVD[1]         LVD[1]         LVD[1]         LVD[1]         DPTR[1]         DPTR[1]         DPTR[0]         DPTR[1]         DVD[1]         LVD[1]         LVD[1]         LVD[1]         LVD[1]         LVD[1]         LVD[1]	000 0000
\$51         SDATAH         R/W         SD[15]         SD[14]         SD[13]         SD[12]         SD[11]         SD[10]         SD[9]         SD[8]         ??           \$52         SCTR         R/W         SPIEN         RXIEN         ERIEN         MEREN         DRINV         POL         PHA         SMOD         00           \$53         SCKR         R/W         -         SCK[2]         SCK[1]         SCK[0]         BC[3]         BC[2]         BC[1]         BC[0]         00           \$54         SSR*         R         -         RXRDY         TXEMP         SBZ         -         MDERR         OERR         BCERR         -0           \$55         SMOD         R/W         -         -         -         REP         DELAY         TOGGLE         ACTIVE         00           \$57         LVCTR         R         -         -         -         LVD[1]         LVD[0]         LVDS         HIGH         -           \$58         DPTRL         R/W         DPTR[6]         DPTR[5]         DPTR[4]         DPTR[3]         DPTR[10]         DPTR[9]         DPTR[8]         0           \$55         DBKRL         R/W         DBKR[6]         DBKR[5]	111 1111
\$52         SCTR         R/W         SPIEN         RXIEN         ERIEN         MEREN         DRINV         POL         PHA         SMOD         00           \$53         SCKR         R/W         -         SCK[2]         SCK[1]         SCK[0]         BC[3]         BC[2]         BC[1]         BC[0]         00           \$54         SSR*         R         -         RXRDY         TXEMP         SBZ         -         MDERR         OERR         BCERR         -0           \$55         SMOD         R/W         -         -         -         REP         DELAY         TOGGLE         ACTIVE         0           \$55         SMOD         R/W         -         -         -         REP         DELAY         TOGGLE         ACTIVE         0           \$57         LVCTR         R         -         -         -         REP         DELAY         TOGGLE         ACTIVE         0           \$58         DPTRL         R/W         DPTR[7]         DPTR[6]         DPTR[5]         DPTR[1]         DPTR[10]         DPTR[9]         DPTR[8]         -           \$54         DBKRL         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4] <th>??? ????</th>	??? ????
\$53         SCKR         R/W         -         SCK[2]         SCK[1]         SCK[0]         BC[3]         BC[2]         BC[1]         BC[0]         00           \$54         SSR*         R         -         RXRDY         TXEMP         SBZ         -         MDERR         OERR         BCERR         -0           \$55         SMOD         R/W         -         -         REP         DELAY         TOGGLE         ACTIVE         0           \$57         LVCTR         R         -         -         -         REP         DELAY         TOGGLE         ACTIVE         0           \$58         DPTRL         R/W         DPTR[7]         DPTR[6]         DPTR[5]         DPTR[4]         DPTR[3]         DPTR[2]         DPTR[1]         DPTR[0]         00           \$59         DPTRH         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$50         DCNTL         R/W         DENT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DBKR[1]         DBKR[0]         0BKR[0]         00           \$50         DCNTH         R/W         DCNT[7]         DCNT	??? ????
\$54         SSR*         R         -         RXRDY         TXEMP         SBZ         -         MDERR         OERR         BCERR         -0           \$55         SMOD         R/W         -         -         -         REP         DELAY         TOGGLE         ACTIVE         00           \$57         LVCTR         R         -         -         -         REP         DELAY         TOGGLE         ACTIVE         00           \$58         DPTRL         R/W         OPTR[7]         DPTR[6]         DPTR[5]         DPTR[4]         DPTR[3]         DPTR[2]         DPTR[1]         DPTR[0]         00           \$58         DPTRL         R/W         OPTR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DPTR[3]         DPTR[1]         DPTR[1]         DPTR[0]         00           \$54         DBKRL         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$55         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$56         DSEL         R/W	0000 0000
\$34         SSR         W         Write any value to clear SSR           \$55         SMOD         R/W         -         -         REP         DELAY         TOGGLE         ACTIVE         00           \$57         LVCTR         R         -         -         LVD[1]         LVD[0]         LVDS         HIGH         -           \$58         DPTRL         R/W         DPTR[7]         DPTR[6]         DPTR[5]         DPTR[1]         DPTR[2]         DPTR[1]         DPTR[0]         00           \$59         DPTRH         R/W         DPTR[7]         DPTR[6]         DPTR[13]         DPTR[3]         DPTR[2]         DPTR[1]         DPTR[9]         DPTR[8]         -           \$59         DPTRH         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[10]         DPTR[9]         DPTR[8]         -           \$58         DBKRL         R/W         DBKR[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DENT[1]         DBKR[8]         0           \$56         DCNTH         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[1]         DCNT[1]         DCNT[1]         DCNT[9]         DCNT[8]         -           \$56	000 000
with any value to clear SSR           \$55         SMOD         R/W         -         -         -         REP         DELAY         TOGGLE         ACTIVE         M           \$57         LVCTR         R         -         -         -         REP         DELAY         TOGGLE         ACTIVE         M           \$57         LVCTR         R         -         -         -         LVD[1]         LVD[0]         LVDs         HIGH         -           \$58         DPTRL         R/W         DPTR[7]         DPTR[6]         DPTR[3]         DPTR[3]         DPTR[2]         DPTR[1]         DPTR[1]         DPTR[0]         00           \$59         DPTRH         R/W         -         DPTR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$54         DBKRL         R/W         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$55         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[1]         DCNT[1]         DCNT[1]         DCNT[1]         DCNT[1]         DCNT[1]         DCNT[1]         DCNT[1]	000 -000
\$57         LVCTR         R         -         -         -         LVD[1]         LVD[0]         LVDS         HIGH         -           \$58         DPTRL         R/W         DPTR[7]         DPTR[6]         DPTR[5]         DPTR[4]         DPTR[3]         DPTR[2]         DPTR[1]         DPTR[0]         00           \$59         DPTRH         R/W         -         DPTR[14]         DPTR[13]         DPTR[12]         DPTR[10]         DPTR[9]         DPTR[8]         -0           \$5A         DBKRL         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$5B         DBKRH         R/W         DBKR[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5C         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5D         DCNTH         R/W         -         DCNT[1]	000 000
\$57         LVCTR         W         Image: Constraint of the system of the sys	· 1
\$58         DPTRL         R/W         DPTR[7]         DPTR[6]         DPTR[5]         DPTR[4]         DPTR[3]         DPTR[2]         DPTR[1]         DPTR[0]         00           \$59         DPTRH         R/W         -         DPTR[14]         DPTR[13]         DPTR[12]         DPTR[11]         DPTR[10]         DPTR[9]         DPTR[8]         -0           \$5A         DBKRL         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$5B         DBKRH         R/W         DBKR[7]         DBKR[6]         DCNT[5]         DCNT[4]         DCNT[3]         DCNT[2]         DBKR[1]         DBKR[0]         00           \$5C         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5D         DCNTH         R/W         -         DCNT[6]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -           \$5D         DSEL         R/W         -         -         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -	0000
\$59         DPTRH         R/W         -         DPTR[14]         DPTR[13]         DPTR[12]         DPTR[11]         DPTR[10]         DPTR[9]         DPTR[8]         -0           \$5A         DBKRL         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$5B         DBKRH         R/W         DBKR[15]         -         -         -         DBKR[10]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$5C         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5D         DCNTH         R/W         -         DCNT[14]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -0           \$5D         DSEL         R/W         -         DCNT[14]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -0           \$5F         DMOD         R/W         -         -         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR	0000 0000
\$5A         DBKRL         R/W         DBKR[7]         DBKR[6]         DBKR[5]         DBKR[4]         DBKR[3]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$5B         DBKRH         R/W         DBKR[15]         -         -         -         DBKR[1]         DBKR[2]         DBKR[1]         DBKR[0]         00           \$5C         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5D         DCNTH         R/W         -         DCNT[6]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -0           \$5E         DSEL         R/W         -         -         -         -         -         DMSEL[1]         DMSEL[0]         -           \$5F         DMOD         R/W         -         -         FUNC[1]         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR         R/W         -         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         - <th>0000000</th>	0000000
\$5B         DBKRH         R/W         DBKR[15]         -         -         -         DBKR[10]         DBKR[9]         DBKR[8]         0-           \$5C         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5D         DCNTH         R/W         -         DCNT[14]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -           \$5E         DSEL         R/W         -         DCNT[14]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -           \$5F         DMOD         R/W         -         -         FUNC[1]         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR         R/W         -         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -           \$62         IRCTR         R/W         RXINV         TXINV	0000 0000
\$5C         DCNTL         R/W         DCNT[7]         DCNT[6]         DCNT[5]         DCNT[4]         DCNT[3]         DCNT[2]         DCNT[1]         DCNT[0]         00           \$5D         DCNTH         R/W         -         DCNT[14]         DCNT[13]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -0           \$5E         DSEL         R/W         -         -         -         -         DMSEL[1]         DMSEL[0]         -           \$5F         DMOD         R/W         -         -         FUNC[1]         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR         R/W         -         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -0           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         -         OSCN[1]         <	000
\$5D         DCNTH         R/W         -         DCNT[14]         DCNT[13]         DCNT[12]         DCNT[11]         DCNT[10]         DCNT[9]         DCNT[8]         -           \$5E         DSEL         R/W         -         -         -         -         -         DMSEL[1]         DMSEL[0]         -           \$5F         DMOD         R/W         -         -         FUNC[1]         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR         R/W         -         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]	000 000
\$5E         DSEL         R/W         -         -         -         -         DMSEL[1]         DMSEL[1]         DMSEL[0]         -           \$5F         DMOD         R/W         -         -         FUNC[1]         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR         R/W         -         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         OSCN[1]         OSCN[0]         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]	00 0000
\$5F         DMOD         R/W         -         -         FUNC[1]         FUNC[0]         DMDD[1]         DMDD[0]         DMDS[1]         DMDS[0]         -           \$60         UCTR         R/W         -         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -0           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         -         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]         UD[2]         UD[1]         UD[0]         ??	00
\$60         UCTR         R/W         -         R         -         RXEN         TXEN         PEN         PMOD         UMOD         BRK         -           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -0           \$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -0           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         -         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]         UD[2]         UD[1]         UD[0]         ??	-00 0000
\$61         USR*         R         -         FER         PER         OER         RXBZ         RXRDY         TXBZ         TXEMP         -0           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         -         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]         UD[2]         UD[1]         UD[0]         ??	00 0000
W         Write any value to clear SSR           \$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         -         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]         UD[2]         UD[1]         UD[0]         ??	00 0000
\$62         IRCTR         R/W         RXINV         TXINV         -         -         PW1         PW0         IREN         00           \$63         BCTR         R/W         TEST         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]         UD[2]         UD[1]         UD[0]         ??	
\$63         BCTR         R/W         TEST         -         OSCN[1]         OSCN[0]         -         BSTR         BMOD         BGREN         0-           \$64         UDATA         R/W         UD[7]         UD[6]         UD[5]         UD[4]         UD[3]         UD[2]         UD[1]         UD[0]         ??	0000
\$64 UDATA R/W UD[7] UD[6] UD[5] UD[4] UD[3] UD[2] UD[1] UD[0] ??	-00 -000
	??? ????
	?????????
	??? ????





-											1
\$68	FCTR	R	FEN	TYPE	ECCEN	PFECC	ECCSEL	0	FSR[1]	FSR[0]	0000 0000
-		W						ECCCLR	-	-	0000 00
\$69	ECCL	R/W	ECC[7]	ECC[6]	ECC[5]	ECC[4]	ECC[3]	ECC[2]	ECC[1]	ECC[0]	0000 0000
\$6A	ECCM	R/W	ECC[15]	ECC[14]	ECC[13]	ECC[12]	ECC[11]	ECC[10]	ECC[9]	ECC[8]	0000 0000
\$6B	ECCH	R/W	ECC[23]	ECC[22]	ECC[21]	ECC[20]	ECC[19]	ECC[18]	ECC[17]	ECC[16]	0000 0000
\$6C	PCML	R	OUTS[7]	OUTS[6]	OUTS[5]	OUTS[4]	OUTS[3]	OUTS[2]	OUTS[1]	OUTS[0]	0000 0000
90C	FOML	W	PCM[7]	PCM[6]	PCM[5]	PCM[4]	PCM[3]	PCM[2]	PCM[1]	PCM[0]	0000 0000
<b>*</b> CD	DOMU	R	PFEM	PFWA	FIFOC[3]	FIFOC[2]	FIFOC[1]	FIFOC[0]	OUTS[9]	OUTS[8]	0000 0000
\$6D	РСМН	W	-	-	-	-	PCM[11]	PCM[10]	PCM[9]	PCM[8]	0000 0000
\$6E	MULL	R/W	MUL[7]	MUL[6]	MUL[5]	MUL[4]	MUL[3]	MUL[2]	MUL[1]	MUL[0]	0000 0000
\$6F	MULH	R/W	MUL[15]	MUL[14]	MUL[13]	MUL[12]	MUL[11]	MUL[10]	MUL[9]	MUL[8]	0000 0000
\$70	USBCON*	R	USBEN	PLLRDY	DUIN		WAKE	PULL			0000 00
\$70	USBCON	W	USBEN	PLLEN	PLL[1]	PLL[0]	WARE	FULL	-	-	0000 00
\$71	USBIEN	R/W	BUFEN	-	BRIEN	RESIEN	SUSIEN	BKIIEN	BKOIEN	EP0IEN	0-10 0000
\$72	USBIRQ*	R			BRIRQ	RESIRQ	SUSIRQ	BKIIRQ	BKOIRQ	EP0IRQ	00 0000
\$1Z	USDING	W	-	-	BRCLR	RESCLR	SUSCLR	BKICLR	BKOCLR	EP0CLR	00 0000
\$73	USBBFS	R/W	-	-	-	-	BKI	BKO	EP0IN	EP0OUT	1010
<b>\$74</b>	FROON	R	OTALL				DIR	SETUP	DRQ[1]	DRQ[0]	000- 0000
\$74	EP0CON	W	STALL	FLUSH	TXZERO	-	-	-	- 1	-	000
\$75	EP0LEN	R/W	-	-	-	-	LEN[3]	LEN[2]	LEN[1]	LEN[0]	0000
\$76	BKCON	R/W	STALL	FLUSH	TXZERO	-	STALL	FLUSH	-	-	000- 00
\$77	BKOLEN	R/W	-	LEN[6]	LEN[5]	LEN[4]	LEN[3]	LEN[2]	LEN[1]	LEN[0]	-000 0000
Ľ											

Note: 1. Undefined bytes and bits should not be used.

\* Do not use read-modify-write instructions, RMBx and SMBx, to register bits with different functions of read and write operations.

## 7.3 Interrupt Bank Register

Logical addresses of interrupt vectors are all in the banked area of **PRR**. Usually several program banks share the same interrupt routines. The **IRR** is another bank register which has the same banked area of **PRR** and takes place of PRR when an interrupt occurs. This replacement lasts until instruction RTI is met. That is, the interrupt vectors and service routines will all runs in an interrupt bank and then back to the original program bank after current interrupt is finished. Operation of **IRR** is controlled by **IRREN** of **SYS**. Like **PRR** does, **IRR** can also refer to internal 16KB RAM by setting bit15.

#### TABLE 7-3 Bank Registers and Addressable Range

			IAD		and negle	tere una i	luan coou	ole hange			
Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$30	IRRL	R/W	IRR[7]	IRR[6]	IRR[5]	IRR[4]	IRR[3]	IRR[2]	IRR[1]	IRR[0]	0000 0000
\$31	IRRH	R/W	IRR[15]	-	-	-	IRR[11]	IRR[10]	IRR[9]	IRR[8]	0 0000

Bit 0~11: IRR[0:11] : 12-bit IRR bank register

Bit 15: IRR[15] : Internal RAM mapping control

**0** = **IRR** refers to banked area

1 = IRR refers to the internal 16kB RAM

### TABLE 7-4 System Control Register SYS

				IADLE	-4 Syster	n Control	Register	515			
Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$030	SYS	R	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	IRREN	HIGH	0000 0001
<b>\$050</b>	515	W	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	IRREN	LVDEN	0000 0000
Bit 1:	<b>0</b> = Dis	: Enable/D able IRR able IRR	)isable Bar	nk register	IRR						



## 7.4 RAM

The internal 32KB static RAM can be divided into 3 parts in function. First is the zero page memory (\$0000~\$00FF), second is stack (\$0100~\$01FF), and third can be used as LCD frame buffer (\$0200~\$7FFF) or for general purpose.

## ■ Zero Page Data RAM (\$0080~\$00FF)

Total 128 bytes of data RAM in zero page is very useful for programmers. They provide short instruction codes and cycles. Use zero page addressing mode on the variables in this area usually speeds up the overall performance.

## ■ Stack RAM (\$0100~\$01FF)

The ST2205U has 256 bytes stack from \$0100 to \$01FF. It provides a maximum of 128 levels for subroutines. By setting stack pointer carefully, stack memory can also be used as data

memory.

## ■ User Memory (\$0200~\$7FFF)

All internal RAM can be used as LCD frame buffer or user memory. The range of LCD frame buffer will be fixed after initialization of LCD control registers. Memory beyond is user memory. Read and write operations can be applied to LCD frame buffer to maintain display content, and almost none of the CPU time is affected. This is contributed by one special memory transfer technique of display data from LCD frame buffer to the LCD controller. Parts of the user memory can only be accessed via memory banks. **PRR** can access the range from \$4000 to \$7FFF and **BRR** can only access \$2000~\$3FFF, while **DRR** can access the whole range, \$0000~\$7FFF.



# 8. INTERRUPT CONTROLLER

The ST2205U supports 16 hardware interrupts as well as one software interrupt Brk. There are 17 exception vectors for these interrupts and another one for reset. All interrupts are controlled by interrupt disable flag "I" (bit2 of status register **P**). Hardware interrupts are further controlled by interrupt enable register **IENA**. Setting bits of **IENA** enables respective interrupts.

The interrupt controller owns one priority arbitrator. When more than one interrupts happen at the same time, the one with lower priority number will be executed first. Refer to TABLE 8-1 for priorities of interrupts.

Once an interrupt event was enabled and then happens, the CPU wakes up (if in either wait mode), and associated bit of interrupt request register (**IREQ**) will be set. If "**I**" flag is cleared, the related vector will be fetched and then the interrupt service routine (ISR) will be executed. Interrupt request flag can be cleared by two methods. One is to write "0" to **IREQ**, the other is to initiate related interrupt service routine. Hardware will automatically clear the Interrupt request flag. All interrupt vectors are listed in TABLE 8-1.

Name	Signal Source	Vector Address	Priority	Description
BRK	Internal	\$7FFF,\$7FFE	1	Software BRK operation vector
RESET	External	\$7FFD,\$7FFC	0	Reset vector
-	-	\$7FFB,\$7FFA	-	Reserved
INTX	External	\$7FF9,\$7FF8	9	PE0/1/2 edge interrupt
Т0	Internal/External	\$7FF7,\$7FF6	10	Timer0 interrupt
T1	Internal	\$7FF5,\$7FF4	11	Timer1 interrupt
T2	Internal/External	\$7FF3,\$7FF2	12	Timer2 interrupt
Т3	Internal	\$7FF1,\$7FF0	13	Timer3 interrupt
PT	External	\$7FEF,\$7FEE	14	Port-A transition interrupt
BT	Internal	\$7FED,\$7FEC	15	Base Timer interrupt
LCD	Internal	\$7FEB,\$7FEA	16	LCD buffer interrupt
STX	External	\$7FE9,\$7FE8	1	SPI transmit buffer empty interrupt
SRX	External	\$7FE7,\$7FE6	2	SPI receive buffer ready interrupt
UTX	External	\$7FE5,\$7FE4	3	UART transmitter interrupt
URX	External	\$7FE3,\$7FE2	4	UART receiver interrupt
USB	External	\$7FE1,\$7FE0	5	USB interrupt
Reserved		\$7FDF,\$7FDE	6	
PCM	Internal	\$7FDD,\$7FDC	7	PCM interrupt
RTC	Internal	\$7FDB,\$7FDA	8	RTC interrupt

### **TABLE 8-1 Interrupt Vectors**

## TABLE 8-2 Interrupt Request Register (IREQ)

Address	Name	R/W	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8	Default
\$03C	IREQL	R	IRLCD	IRBT	IRPT	IRT3	IRT2	IRT1	IRT0	IRX	0000 0000
<b>403C</b>		W	CLRLCD	CLRBT	CLRPT	CLRT3	CLRT2	CLRT1	CLRT0	CLRX	0000 0000
\$03D	IREQH	R	IRRTC	IRPCM	_	IRUSB	IRURX	IRUTX	IRSRX	IRSTX	00 -0 0000
ф03D	INLOI	W	CLRRTC	CLRPCM	-	CLRUSB	CLRURX	CLRUTX	CLRSRX	CLRSTX	00 -0 0000
IRXXX: Interrupt request bit (R) 1 = An interrupt occurred (R) 0 = No interrupt occurred							(W) 1 =	Do nothing	equest bit g rrupt reque		

	TABLE 8-3 Interrupt Enable Register (IENA)										
Address	Name	R/W	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8	Default
\$03E	IENAL	R/W	IELCD	IEBT	IEPT	IET3	IET2	IET1	IET0	IEX	0000 0000
\$03F	IENAH	R/W	IERTC	IEPCM		IEUSB	IEURX	IEUTX	IESRX	IESTX	00 0000



IEXXX: Interrupt ON/OFF control bit

1 = Enable respective interrupt

**0** = Disable respective interrupt

## 8.1 Interrupt Description

### Brk

Instruction 'BRK' will cause software interrupt when interrupt disable flag (I) is cleared. Hardware will <u>push</u> '**PC**', '**P**' registers to stack and then sets interrupt disable flag (I). Program counter will be loaded with the BRK vector from locations \$7FFE and \$7FFF.

## Reset

A positive transition of RESET pin will make an initialization sequence to begin. After the system has been operating, one low level signal on this line of at least two clock cycles will cease ST2205U activity. When a positive edge is detected, there is an initialization sequence lasting six clock cycles. Then the interrupt disable flag is set, the decimal mode is cleared and the program counter will be loaded with the reset vector from locations <u>\$7FFC (low byte)</u> and \$7FFD (high byte). This is the start location for program flow. This input should be high in normal operation.

## INTX Interrupt

The **IRX** (INTX interrupt request) flag will be set while INTX edge signal occurs. The INTX interrupt will be active when IEX (INTX interrupt enable) is set, and interrupt disable flag is cleared. Hardware will <u>push 'PC', 'P' registers to stack and</u> sets interrupt disable flag (I). Program counter will be loaded with the INTX vector from locations <u>\$7FF8 and \$7FF9</u>.

## T0 Interrupt

The IRT0 (TIMER0 interrupt request) flag will be set while Timer0 overflows. With IET0 (TIMER0 interrupt enable) being set, the T0 interrupt will execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and</u> <u>set interrupt mask flag (I)</u>. Program counter will be loaded with the T0 vector from locations <u>\$7FF6 and \$7FF7</u>.

## T1 Interrupt

The IRT1 (TIMER1 interrupt request) flag will be set while T1 overflows. With IET1 (TIMER1 interrupt enable) being set, the T1 interrupt will execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and set</u> interrupt mask flag (I). Program counter will be loaded with the T1 vector from locations \$7FF4 and \$7FF5.

## T2 Interrupt

The IRT2 (TIMER2 interrupt request) flag will be set while Timer0 overflows. With IET0 (TIMER2 interrupt enable) being set, the T2 interrupt will execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and</u> <u>set interrupt mask flag (I)</u>. Program counter will be loaded with the T2 vector from locations <u>\$7FF2 and \$7FF3</u>.

## T3 Interrupt

The IRT3 (TIMER3 interrupt request) flag will be set while T3 overflows. With IET3 (TIMER3 interrupt enable) being set, the T1 interrupt will execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and set</u>

interrupt mask flag (I). Program counter will be loaded with the T3 vector from locations <u>\$7FF0 and \$7FF1</u>.

## PT Interrupt

The IRPT (Port-A interrupt request) flag will be set while Port-A transition signal occurs. With IEPT (PT interrupt enable) being set, the PT interrupt will be execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the PT vector from locations <u>\$7FEE and \$7FEF</u>.

## BT Interrupt

The IRBT (Base timer interrupt request) flag will be set when Base Timer overflows. The BT interrupt will be executed once the IEBT (BT interrupt enable) is set and the interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P' Register to stack and</u> <u>set interrupt mask flag (I)</u>. Program counter will be loaded with the BT vector from locations <u>\$7FEC and \$7FED</u>.

## LCD Buffer Interrupt

The **IRLCD** (LCD buffer interrupt request) flag will be set when LCDC are scanning the first line of the LCD buffer. This interrupt is very useful for software gray-level design and also the flexible utilization of display memory. The LCD buffer interrupt will be executed once the **IELCD** (LCD frame interrupt enable) is set and the interrupt mask flag is cleared. Hardware will push **PC** and **P** registers to stack and set interrupt disable flag "I". Program counter **PC** will be loaded with the LCD vector from locations \$7FEA and \$7FEB.

## SPI Interrupt

There are two interrupts for SPI transmitter and receiver respectively. **IRSTX** (SPI transmitter interrupt request) flag will be set when SPI transmit buffer is empty. **IRSRX** (SPI receiver interrupt request) flag will be set when SPI completes one receiving data and the receive buffer is ready. The SPI interrupts will be executed once the related enable flag **IESRX**, **IESTX** are set and the interrupt disable flag "I" is cleared. Hardware will <u>push 'PC'</u>, 'P' registers to stack and set "I" flag. Program counter will be loaded with the SPI vector from locations \$7FE7, \$7FE6, and \$7FE9, \$7FE8.

## UART Interrupts

There are 2 interrupts for UART: receiver interrupt (URX), and transmitter interrupt (UTX). URX happens when receive-data is ready and the receiver needs to be serviced. UTX happens when current transmission is completed. Errors are indicated by bits of UART status register (**USTR**). Other sequences of UART interrupts are the same with those descriptions above.

## USB Interrupts

There are 6 interrupts for USB: Bus Reset interrupt, Resume interrupt, Suspend interrupt, Bulk-only IN interrupt, Bulk-only OUT interrupt, and Endpoint0 interrupt. Write "1" to each interrupt enable bit of register **USBIEN** to turn on interrupts and read the request bits from **USBIRQ**. Other sequences of UART



interrupts are the same with those descriptions above.

### PCM Interrupt

The IRPCM (PCM interrupt request) flag will be set while reload signal of PCM timer occurs and data in 8X12bit FIFO is less than 4 word. Then the PCM interrupt will be executed if IEPCM (PCM interrupt enable) is set, and interrupt disable flag is cleared. Hardware will <u>push 'PC', 'P' Register to stack and</u> <u>set interrupt mask flag (I)</u>. Program counter will be loaded with the PCM vector from locations \$7FDC and \$7FDD.

### RTC Interrupts

There are 4 interrupts for RTC: Minute interrupt, Hour interrupt, Day interrupt, and Alarm interrupt. Write "1" to each interrupt enable bit of register **RCTR** to turn on interrupts and read the request bits from the same register. Other sequences of UART interrupts are the same with those descriptions above.





# 9. GPIO

The ST2205U consists of 56 general-purpose I/O (GPIO) which are divided into seven I/O ports: Port-A~F and Port-L. Control registers of GPIO are shown as following and in TABLE 9-1.

- Port data registers: PA~PF, PL
- Port direction control registers: PCA~PCF, PCL
- Port type select registers: PSC, PSE
- Port function select registers: PFC, PFD
- Port miscellaneous control register: PMCR

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
	PA(OUT)	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
\$00		R	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111 1111
	PA*(IN)	W	PAPULL[7]	PAPULL[6]	PAPULL[5]	PAPULL[4]	PAPULL[3]	PAPULL[2]	PAPULL[1]	PAPULL[0]	1111 1111
	PB(OUT)	R/W	PB[7]	PB[6]	PB[5]	PB[4]	PB[3]	PB[2]	PB[1]	PB[0]	1111 1111
\$01	PB*(IN)	R	PB[7]	PB[6]	PB[5]	PB[4]	PB[3]	PB[2]	PB[1]	PB[0]	1111 1111
	FD (IIN)	W	PBPULL[7]	PBPULL[6]	PBPULL[5]	PBPULL[4]	PBPULL[3]	PBPULL[2]	PBPULL[1]	PBPULL[0]	1111 1111
	PC(OUT)	R/W	PC[7]	PC[6]	PC[5]	PC[4]	PC[3]	PC[2]	PC[1]	PC[0]	1111 1111
\$02	PC*(IN)	R	PC[7]	PC[6]	PC[5]	PC[4]	PC[3]	PC[2]	PC[1]	PC[0]	1111 1111
		W	PCPULL[7]	PCPULL[6]	PCPULL[5]	PCPULL[4]	PCPULL[3]	PCPULL[2]	PCPULL[1]	PCPULL[0]	1111 1111
	PD(OUT)	R/W	PD[7]	PD[6]	PD[5]	PD[4]	PD[3]	PD[2]	PD[1]	PD[0]	1111 1111
\$03	PD*(IN)	R	PD[7]	PD[6]	PD[5]	PD[4]	PD[3]	PD[2]	PD[1]	PD[0]	1111 1111
		W	PDPULL[7]	PDPULL[6]	PDPULL[5]	PDPULL[4]	PDPULL[3]	PDPULL[2]	PDPULL[1]	PDPULL[0]	1111 1111
	PE(OUT)	R/W	PE[7]	PE[6]	PE[5]	PE[4]	PE[3]	PE[2]	PE[1]	PE[0]	1111 1111
\$04	PF*(IN)	R	PE[7]	PE[6]	PE[5]	PE[4]	PE[3]	PE[2]	PE[1]	PE[0]	1111 1111
	<sup>4</sup> PE*(IN) PF(OUT)	W	PEPULL[7]	PEPULL[6]	PEPULL[5]	PEPULL[4]	PEPULL[3]	PEPULL[2]	PEPULL[1]	PEPULL[0]	1111 1111
	PF(OUT)	R/W	PF[7]	PF[6]	PF[5]	PF[4]	PF[3]	PF[2]	PF[1]	PF[0]	1111 1111
\$05	PF*(IN)	R	PF[7]	PF[6]	PF[5]	PF[4]	PF[3]	PF[2]	PF[1]	PF[0]	1111 1111
		W	PFPULL[7]	PFPULL[6]	PFPULL[5]	PFPULL[4]	PFPULL[3]	PFPULL[2]	PFPULL[1]	PFPULL[0]	1111 1111
+	PSC	R/W	PSC[7]	PSC[6]	PSC[5]	PSC[4]	PSC[3]	PSC[2]	PSC[1]	PSC[0]	1111 1111
•	PSE	R/W	PSE[7]	PSE[6]	PSE[5]	PSE[4]	PSE[3]	PSE[2]	PSE[1]	PSE[0]	1111 1111
	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000 0000
	PCB	R/W	PCB[7]	PCB[6]	PCB[5]	PCB[4]	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000 0000
\$0A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000 0000
\$0B	PCD	R/W	PCD[7]	PCD[6]	PCD[5]	PCD[4]	PCD[3]	PCD[2]	PCD[1]	PCD[0]	0000 0000
\$0C	PCE	R/W	PCE[7]	PCE[6]	PCE[5]	PCE[4]	PCE[3]	PCE[2]	PCE[1]	PCE[0]	0000 0000
\$0D	PCF	R/W	PCF[7]	PCF[6]	PCF[5]	PCF[4]	PCF[3]	PCF[2]	PCF[1]	PCF[0]	0000 0000
	PFC	R/W	RXD0	TXD0	SRDY	SS	MOSI	MISO	SCK	-	0000 000-
·	PFD	R/W	RXD1	TXD1	CS6	CS5	CS4	CS3	CS2	CS1	0000 0000
-	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 0000
	PL(OUT)	R/W	PL[7]	PL[6]	PL[5]	PL[4]	PL[3]	PL[2]	PL[1]	PL[0]	0000 0000
\$4E	PL*(IN)	R	PL[7]	PL[6]	PL[5]	PL[4]	PL[3]	PL[2]	PL[1]	PL[0]	0000 0000
		W	PLPULL[7]	PLPULL[6]	PLPULL[5]	PLPULL[4]	PLPULL[3]	PLPULL[2]	PLPULL[1]	PLPULL[0]	0000 0000
\$4F	PCL	R/W	PCL[7]	PCL[6]	PCL[5]	PCL[4]	PCL[3]	PCL[2]	PCL[1]	PCL[0]	1111 1111

#### TABLE 9-1 Summary Of Control Registers Of GPIO

Each single pin can be programmed to be input or output. This is controlled by port direction control registers **PCx**. Setting bit of **PCx** makes respective pin to output, and clearing this bit for input. There are two options: pull-up/down for inputs of Port-C/E but only pull-up for inputs of the other ports. In case of output, there are open-drain/CMOS options for outputs of PortC/E but only CMOS for the other ports. Refer to TABLE 9-2.

TABLE 9-2 I/O Types Of GPIO Ports

I/O Mode	I/O Types							
	Port-A/B/D/F/L	Port-C/E						
Input	Pull-up/Pure	Pull-up/Pull-down/Pure						
Output	CMOS	Open-drain/CMOS						

### Input Mode

In case of input function, port data registers **Px** reflect the values on associated pins. Besides read instruction for data of signals input, writing to register **Px** selects I/O types of pins, pull-up or pull-down. Setting bits of all port data register **Px** to select pull-up type. Clearing bits of only **PC/PE** to select pull-down type for pins of Port-C/E. There are no pull-down resistors for Port-A/B/D/F and Port-L, thereby no pull-down resistors will be enabled if clearing bits of **PA**, **PB**, **PD**, **PF** and **PL**. Pull-up resistors of Port-A/B/D/F/L are also controlled by PULL bit (bit7 of port miscellaneous register **PMCR**), "0" is to disable, while "1" is to enable them. The pull-up/pull-down resistors of Port-C/E are further controlled by bits of port type





select registers **PSC/PSE**. They work in the same way with PULL bit of **PMCR** but only on single pin, "0" is to disable, while "1" is to enable.




FIGURE 9-1 Configuration of Port-A/B/D/F/L

## Output Mode

In case of output function, wite to port data registers **Px** makes pins to output desired value. This value can also be read back by read instruction. Besides Port-C/E the output pins are CMOS type. Port-C/E have two options of output types: open-drain and CMOS, and is controlled by port type select registers **PSC/PSE**. Clearing bits of registers **PSC/PSE** is for disabling PMOS of output stage and left only NMOS, while setting bits is for CMOS.




FIGURE 9-2 Configuration of Port-C/E

Port-A is designed for keyboard scan with de-bounce and transition triggered interrupt, while Port-C/D/E/F are multiplexed with other system functions, and are controlled by **PFC**, **PFD**, **FCTR** and **PMCR[2:0]**. Port-L is shared with LCD specific signals of LCDC. Turning off LCDC by setting **LPWR** (**LCTR[7]**) reserves Port-L for GPIO.

Selecting respective pins to be GPIO or signals of system function will not affect original settings of I/O directions and types. This extends the flexibility of the usage of function signals.

Note: All the properties of pins are still programmable and must be ascertained before they are assigned to system functions, especially the direction of pins.

### TABLE 9-3 Port Control Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$08~\$0D / \$4F	PCA~PCF, PCL	R/W	PCx[7]	PCx[6]	PCx[5]	PCx[4]	PCx[3]	PCx[2]	PCx[1]	PCx[0]	0000 0000
Bit 7~0: <b>PCx[7:0]</b>	. Daut v dinastian		la ita								

**0** = Input mode

1 = Output mode

#### TABLE 9-4 Port Data Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00~\$05 / \$04E	PA~PF, PL	R/W	Px[7]	Px[6]	Px[5]	Px[4]	Px[3]	Px[2]	Px[1]	Px[0]	1111 1111

Bit 7~0: **Px[7:0] :** Port data / pull-resistor control bits

R/W	I/O Modes	
	Input Mode	Output Mode
Read	Input data	
Write	0 = Disable pull-up resistor Select pull-down resistor (Port-C only) 1 = Select pull-up resistor	Output data

#### TABLE 9-5 Port I/O Type Select Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$06 / \$07	PSC/PSE	R/W	PSx[7]	PSx[6]	PSx[5]	PSx[4]	PSx[3]	PSx[2]	PSx[1]	PSx[0]	1111 1111
Bit 7~0: <b>PS</b>	<b>6x[7:0] :</b> Port	I/O type	es selectio	on bits							
	In	put Mo	ode		0	utput Mo	de				
	0 = Disable	pull-up	/down res	isters 0	= Open-o	drain					
	1 = Enable	pull-up/	down resi	sters 1	= CMOS						





				TABLE	E 9-6 Port	Function	Select Re	egisters			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$0E	PFC	R/W	RXD0	TXD0	SRDY	SS	MOSI	MISO	SCK	-	-000 000-
\$0F	PFD	R/W	RXD1	TXD1	CS6	CS5	CS4	CS3	CS2	CS1	0000 0000
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 0000
Bit 7~0	<b>0</b> = G	PIŌ	[ <b>2:0] :</b> Port								

#### **TABLE 9-7 Port Miscellaneous Control Register (PMCR)**

Example:

RTI

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 0000

Bit 7: **PULL :** Enable/disable all pull-up resisters of Port-A~F/L

**1** = Enable pull-up resisters 0 = Disable pull-up resisters

# 9.1 Port-A Transistion Interrupt

Port-A is designed for the return line inputs of keyboard scan with transition triggered interrupt and de-bounce option. Difference between current value and the data kept previously of Port-A will generate an interrupt request. The last state of

Port-A must be latched before transition, and this can be done by one read instruction to Port-A. Steps and program example are shown below.

### **Operate Port-A interrupt steps:**

1.	Set	innut	mode.
••	Jei	πpuι	moue.

- 2. Read Port-A.
- 3. Clear interrupt request flag (IRPT).
- 4. Set interrupt enable flag (IEPT).
- 5. Clear CPU interrupt disable flag (I).
- 6. Read Port-A before 'RTI' instruction in ISR

-			
	•		
	STZ LDA	<pca #\$FF</pca 	; Set input mode.
	STA LDA RMB4 SMB4 CLI	<pa <pa <ireq <iena< td=""><td>; PA be PULL-UP. ; Keep last state. ; Clear IRQ flag. ; Enable INT.</td></iena<></ireq </pa </pa 	; PA be PULL-UP. ; Keep last state. ; Clear IRQ flag. ; Enable INT.
Inte	rrupt su	broutine	
	LDA	<pa< td=""><td>; Keep last state.</td></pa<>	; Keep last state.

### 9.1.1 Port-A Interrupt De-Bounce

The ST2205U has a hardware de-bounce block for Port-A interrupt. It is enabled with "1" and disable with "0" of **PDBN** (**PMCR[6]**). The de-bounce function is activated after first Port-A transition is detected. It uses OSCX as the sampling

clock. The de-bounce time is OSCX x 512 cycles (about 15.6 ms). Data filtered by de-bounce presents a stable state, then the interrupt can be issued.

### TABLE 9-8 Port Miscellaneous Control Register (PMCR)

			INDEE	5 0 1 0111	mocchan	2003 0011	u or negis		· • /		
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 0000
Bit 6:	1 = De-	-bounce fo	ort-A interr or Port-A ir e for Port-	nterrupt							



## 9.2 External Interrupts

Input signals of PE0~2 play another function of external edge-sensitive interrupt sources. PE0~2 should be set to inputs and function bits of Port-F should be "1" before turning on

external interrupts. Triggered by falling or rising edge is controlled by INTEG(**PMCR[5]**). Steps and program example are shown below.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
		-				-			-		
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 0000
Bit 5:	1 = Ext	ernal inter	ions of ext rupt is risi rupt is fall	ng edge tr	iggered						
(Outp	<b>0</b> = 0 out) 1 = E	PIO nable BC	on select l O function ernal inter	I	e INTX2						
(Outp	<b>0</b> = 0 out) 1 = E	PIO nable OS	on select I CN functio ernal inter	on	e INTX1						
(Outp	<b>0</b> = 0 out) 1 = E	PIO nable TC	on select l O0 functio ernal inter	n	e INTX0						

## TABLE 9-9 Port Miscellaneous Control Register (PMCR)

### TABLE 9-10 External Interrupt Request Register (XREQ)

			IAL			iten upt n	equest n	egister (A				
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$3B	XREQ*	R	-	-	-	-	-	XREQ2	XREQ1	XREQ0	000	
φοD		W	-	-	-	-	-	XCLR2	XCLR1	XCLR0	000	
Bit 2~0: <b>XREQ[2:0] :</b> External interrupt request bits (R) <b>0</b> = No interrupt occurred (R) 1 = An interrupt occurred												
Bit 2~0: <b>XREQ[2:0] :</b> External interrupt request clear bits (W) <b>0</b> = Do nothing												
	(W) 1	I = Clear	external in	terrupt rec	quest							




# 10. CHIP-SELECT LOGIC (CSL)

The ST2205U builds in one chip-select signal ( $\overline{\text{CS0}}$ ) for embedded 16K bytes mask ROM and six chip-select signals multiplexed with PD5~0 of Port-D which are used to select devices on the external bus. There are two options for the first 16K bytes memory which are controlled by MMD pin. Tie MMD to ground to select normal mode and enable internal ROM for the first 16K bytes memory. Connect MMD to chip-select of an external device to select emulation mode and disable internal ROM. After reset cycles, MMD changes to an output and outputs chip-select signal  $\overline{\text{CS0}}$ . Refer to FIGURE 10-1 for two connections of different modes.

Two bits **CSM[1:0]** of port miscellaneous register (**PMCR**) select four modes of CSL which define the memory size of each external chip-select. Chip-select signal CS6 can change

to be address signal A23 to make one single device of 16M bytes at  $\overline{CS5}$  possible. The address range of  $\overline{CSx}$  of higher number follows the range of previous one of lower number. Refer to TABLE 10-2 for configurations of all chip-selects in different modes.

Note: Write "1" to bit of port direction control register **PCD**, then to bit of port function-select register **PFD** to activate the designated chip-select signal.



A. Normal Mode

**B. Emulation Mode** 

FIGURE 10-1 Connections Of MMD/ CS0

First 16K	External Chip-select Modes		Merr	nory Range a	and Size of (	Chip-selects		Total Support Memory Size
CS0	CSM[1:0]	CS1	CS2	CS3	CS4	CS5	CS6/A23	
\$0000000~	0 0	\$0400000~	\$0500000~	\$0600000~	\$0800000~	\$1000000~ \$17FFFFF ( <b>8M</b> bytes)	\$1800000~ \$1FFFFFF ( <b>8M</b> bytes)	
\$03FFFFF ( <b>4M</b> byte)	0 1	\$04FFFFF ( <b>1M</b> bytes)	\$05FFFFF ( <b>1M</b> bytes)	\$07FFFFF ( <b>2M</b> bytes)	\$0FFFFFF ( <b>8M</b> bytes)	\$1000000~ \$1FFFFF ( <b>16M</b> bytes)	A23	32M Bytes
\$0000000~ \$07FFFF ( <b>8M</b> byte)	10	\$0800000~ \$08FFFFF ( <b>1M</b> bytes)	\$0900000~ \$09FFFFF ( <b>1M</b> bytes)	\$0A00000~ \$0BFFFFF ( <b>2M</b> bytes)	\$0C00000~ \$0FFFFFF ( <b>4M</b> bytes)	\$1000000~ \$1FFFFFF ( <b>16M</b> bytes)	A23	32M Bytes
\$0000000~ \$0FFFFF ( <b>16M</b> byte)	11	\$1000000~ \$11FFFFF ( <b>2M</b> bytes)		\$1400000~ \$17FFFFF ( <b>4M</b> bytes)	\$1800000~ \$1FFFFFF ( <b>8M</b> bytes)	\$2000000~ \$2FFFFFF ( <b>16M</b> bytes)	A23	48M Bytes

### **TABLE 10-2 Memory Configurations Of Chip-selects**



				TABLE	10-3 Por	t Functio	n Select F	Registers						
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default			
\$0F	PFD	R/W	RX1	TX1	CS6	CS5	CS4	CS3	CS2	CS1	0000 0000			
Bit 7~0	Bit 7~0: <b>PFD[5:0] :</b> Port function select bits <b>0</b> = GPIO 1 = Chip-select signal is connected													
	TABLE 10-4 Port Miscellaneous Control Register (PMCR)													
Address														
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PF[2]	PF[1]	PF[0]	1000 0000			

Bit 1~0: **CSM[1:0] :** External chip-select mode selection bits See TABLE 10-2 for more information



# **11. CLOCK GENERATOR**

The ST2205U has two oscillators OSC and OSCX for both high and low frequency needed. In case of resistor mode, XMD connects to high level, the high frequency oscillator OSC adopts only one external resistor to generate a high frequency clock OSCK which is used by almost every block in chip. OSC can also change to be a resonator/crystal oscillator by input low level to XMD.

Note: In case of crystal oscillator mode, OSCK will be half the frequency of the output of OSC. If 4Mhz is desired for OSCK and SYSCK, then use a 8Mhz crystal for the oscillation of OSC.

The low frequency oscillator OSCX needs a 32768Hz crystal and one capacitor to generator a precise frequency CLK32 for Base timer, Timer1/3 and the reference clock of baud rate generator (BGR). Two modes, heavy and normal load are supported by the OCSX for different oscillation gain. After power on, the default heavy load mode is selected for shorter start-up time.

Note: After an average time of 1.5 second, then CLK32 is stable. Please switch to normal load mode for power saving.

Other clocks are sourced from either OSCK or CLK32 and are listed below:

- System clock: SYSCK
- LCD controller clock: LCDCK
- PSG and PWM DAC clock: **PSGCK**
- BGR output clock: **BGRCK**
- SPI transmission clock: **SPICK**
- Divided clock of OSC: **OSCN**

## SYSCK

The system clock can be switched between OSCK and CLK32 by resetting or setting **XSEL** (**SYS[7]**). After **XSEL** is set (or reset), warm-up cycles will be initiated at the same time. The original clock is still connected until the end of warm-up cycles. Clock being used can be reported by reading **XSEL** back.

Note: Test **XSEL** to confirm SYSCK is switched over successfully before turning down the original clock.

There are two options for warm-up cycles: 16 / 256 cycles, which are controlled by **WSKP** (**SYS[3]**). Usually 16 cycles are enough for OSC and OSCX.

## LCDCK

The LCD controller has one four-bit divider to generate LCDCK directly from OSCK for pixel clock and other operations. This divider is controlled by **LCKR[3:0]** and the

data mode selection bit **LMOD**(**LCKR[4]**). Refer to 0 for settings of LCDCK.

## PSGCK

PSGCK is the clock used by PSG and PWM DAC. It is sourced from OSCK to make sure of one right and high enough base frequency and to keep it unchanged. Bits of **PSGC[6:4]** control the options of PSGCK.

## BGRCK

The ST2204 equips a baud rate generator (BGR), which is controlled by BGR control register **BCTR**, locked frequency selection register **BRS**, and divider control register **BDIV**. The BGR utilizes digital PLL technique to lock a high frequency  $F_{HIGH}$  around OSCK/2. This high frequency is further scaled down via an integer divider to a desired frequency BGRCK. The BGR uses CLK32 as reference

clock for the modulation of OSCK. There are two modulation modes which can be selected by **BMOD** (**BCTR[1]**). The modulation strength is also controllable by setting or resetting **BSTR** (**BCTR[2]**).

The relation between locked frequency and **BRS** can be found in the following equation.

$$F_{HIGH} = CLK32 \cdot BRS$$
 Equation 9-1

OSCK and  $F_{HIGH}$  are close related. Value of  $F_{HIGH}$  limits the frequency range of the OSCK applied, which is also the locking range of BGR, and is given by the following equation, where  $\alpha$  is the modulation strength coefficient.

$$F_{\text{HIGH}} \cdot \frac{\alpha}{\alpha+1} \le \frac{\text{OSCK}}{2} \le F_{\text{HIGH}} \cdot \frac{\alpha}{\alpha-1}$$
 Equation 9-2

Although the locked frequency is limited to be around OSCK, lower frequency can still be obtained by one 8-bit integer divider, which is assigned by **BDIV**. Thus BGRCK can be expressed by Equation9-3.

$$BGRCK = \frac{F_{HIGH}}{BDIV}$$
 Equation 9-3

## SPICK

The SPI block has one three-bit divider to generate SPICK directly from OSCK for transmission and other operations. This divider is controlled by **SCKR[6:4]**. Refer to TABLE 11-6 for settings of SPICK.

## OSCN

If **PFE[1]** is set, and PE1 is output. A divided clock of OSC is outputted from PE1, and the 2-bit divider is controlled by **OSCN[1:0](BCTR[5:4])**.






FIGURE 11-1 Clock Generator Diagram





Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$039	SYS	R W	XSEL XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	IRREN	-	0000 000-
Bit 7:	(R) <b>0</b> = (R) 1 = (W) <b>0</b> =	Current s Current s Select O	system clo system cloo system cloo SC to be s SCX to be	ck is OSC ck is OSC system clo	X ck						
Bit 6:	<b>0</b> = Ena	OSC stop able OSC able OSC		t							
Bit 5:	<b>0</b> = Ena	OSCX sto able OSC able OSC		bit							
Bit 4:	<b>0</b> = OS	OSCX dri CX heavy CX norma		load bit							
Bit 3:	<b>0</b> = 256 <b>0</b> = 327 1 = 16	8 warm-up 768 warm warm-up	varm-up cy o cycles(R0 -up cycles) cycles(RC up cycles(0	C mode) (Crystal m	ode)						

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$048 L	CKR	W	-	-	LMOD[1]	LMOD[0]	LCK[3]	LCK[2]	LCK[1]	LCK[0]	00 0000
			ata bus mod	le selectio	n						
	00 = 1-bit										
	01 = 4-bit										
	10 = 8-bit			· 0.704							
	=  -D	mode	(for LCD di	iver S121	010)						
Bit 3~0:	LCKR[3:0	<b>)]</b> : LC	D clock sele	ection							
	LCKR[3	.01		LCDCK	(						
	LOKNIS	.0]	1-bit mode	4-bit mod		mode					
	0000				SYSCK						
	0001		SYSCK/4	S	YSCK /2						
	0010		31301/4	S	YSCK /4						
	0011				YSCK /6						
	0100				YSCK /8						
	0101		SYSCK/8		/SCK /10						
	0110		0100100		<u>/SCK /12</u>						
	0111				<u>/SCK /14</u>						
	1000			_	<u>/SCK /16</u>						
	1001		SYSCK/16		<u>/SCK /18</u>						
	1010				<u>/SCK /20</u>						
	1011			_	<u>/SCK /22</u>						
	1100				<u>/SCK /24</u>						
	1101 1110		SYSCK/24		<u>/SCK /26</u> /SCK /28						
	1110			_	/SCK /20						
				3	1301/30						



				IADL			negister				
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$063	BCTR	R/W	TEST	-	OSCN[1]	OSCN[0]	-	BSTR	BMOD	BGREN	0-00 -000
Bit 7:	TEST :	Test bit, m	ust be "0"								
Bit 5,	<b>00</b> : OS 01 : OS 10 : OS	<b>I[1:0]</b> : Tw SCN = OS SCN = OS SCN = OS SCN = OS	C/2 C/3	er for OS0	C clock ou	tput					
Bit 2:	<b>0</b> = Ful	l modulati	n strength on strengt ion strengt	h (recom							
Bit 1:	<b>0</b> = Co	arse modu	on mode s ulation mo tion mode	de							
Bit 0:	<b>0</b> = Dis	l : BGR er able BGR able BGR		ole bit							

### TABLE 11-5 BGR Configuration Registers (BRS/BDIV)

······································											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$066	BRS	R/W	BRS[7]	BRS[6]	BRS[5]	BRS[4]	BRS[3]	BRS[2]	BRS[1]	BRS[0]	???? ????
\$067	BDIV	R/W	BDIV[7]	BDIV[6]	BDIV[5]	BDIV[4]	BDIV[3]	BDIV[2]	BDIV[1]	BDIV[0]	???? ????

BGR output frequency settings. See Equation9-1 ~ 9-3

#### TABLE 11-6 SPI Clock Control Register

								g.e.e.			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$053	SCKR	R/W	-	SCK[2]	SCK[1]	SCK[0]	BC[3]	BC[2]	BC[1]	BC[0]	-000 0000

Bit 6~4: SCK[2:0] : SPI clock selection

-4.	30K[2.0] . 01	I CIUCK SEIECTION	-
	SCK[2:0]	SPICK	
	000	SYSCK/2	
	001	SYSCK/4	
	010	SYSCK/8	
	011	SYSCK/16	
	100	SYSCK/32	
	101	SYSCK/64	
	110	SYSCK/128	
	111	SYSCK/256	

# **12. TIMER/EVENT COUNTER**


## **12.1 Prescaler**


## **12.1.1 Function Description**

The ST2205U has four 12-bit timers, eight base timers with 7 fixed timer bases and one adjustable. There is a prescaler that

generate 6 different clock soure to support the Timers counting to interrupt . Refer to TABLE 12-1

TABLE 12-1 Summary of Timer Registers											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$20	T0CL	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000 0000
\$21	T0CH	R/W	LOAD	T0CK[2]	T0CK[1]	T0CK[0]	T0C[11]	T0C[10]	T0C[9]	T0C[8]	0000 0000
\$22	T1CL	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
\$23	T1CH	R/W	LOAD	T1CK[2]	T1CK[1]	T1CK[0]	T1C[11]	T1C[10]	T1C[9]	T1C[8]	0000 0000
\$24	T2CL	R/W	T2C[7]	T2C[6]	T2C[5]	T2C[4]	T2C[3]	T2C[2]	T2C[1]	T2C[0]	0000 0000
\$25	T2CH	R/W	LOAD	T2CK[2]	T2CK[1]	T2CK[0]	T2C[11]	T2C[10]	T2C[9]	T2C[8]	0000 0000
\$26	T3CL	R/W	T3C[7]	T3C[6]	T3C[5]	T3C[4]	T3C[3]	T3C[2]	T3C[1]	T3C[0]	0000 0000
\$27	T3CH	R/W	LOAD	T3CK[2]	T3CK[1]	T3CK[0]	T3C[11]	T3C[10]	T3C[9]	T3C[8]	0000 0000
\$28	TIEN	R/W	T4CK[2]	T4CK[1]	T4CK[0]	T3EN	T3EN	T2EN	T1EN	T0EN	0000 0000
\$29	PRS*	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
Ψ <b>2</b> 5	FNJ	W	SRES	SENA	-	-	-	-	-	-	00
\$2A	BTEN	R/W	BTEN7	BTEN6	BTEN5	BTEN4	BTEN3	BTEN2	BTEN1	BTEN0	0000 0000
\$2B	BTREQ*	R	BTREQ7	BTREQ6	BTREQ5	BTREQ4	BTREQ3	BTREQ2	BTREQ1	BTREQ0	0000 0000
φ2D	DINLQ	W	BTCLR7	BTCLR6	BTCLR5	BTCLR4	BTCLR3	BTCLR2	BTCLR1	BTCLR0	0000 0000
\$2C	BTC	R/W	BTC[7]	BTC[6]	BTC[5]	BTC[4]	BTC[3]	BTC[2]	BTC[1]	BTC[0]	0000 0000
\$2D	T4C	R/W	T4C[7]	T4C[6]	T4C[5]	T4C[4]	T4C[3]	T4C[2]	T4C[1]	T4C[0]	0000 0000
\$3C	IREQL	R	IRLCD	IRBT	IRPT	IRT3	IRT2	IRT1	IRT0	IRX	0000 0000
φυ		W	CLRLCD	CLRBT	CLRPT	CLRT3	CLRT2	CLRT1	CLRT0	CLRX	0000 0000
\$3E	IENAL	R/W	IELCD	IEBT	IEPT	IET3	IET2	IET1	IET0	IEX	0000 0000
\$3F	IENAH	R/W	IERTC	IEPCM	-	IEUSB	IEURX	IEUTX	IESRX	IESTX	00 -0 0000







## 12.1.2 PRES

The prescaler PRES is an 8-bits counter as shown in FIGURE 12-1. Which provides six clock sources for 12bit up counting timer. it is controlled by register PRS. The instruction read toward PRS will bring out the content of PRES and the

Instruction write toward PRS will reset or enable PRES.


TABLE 12-2 Prescaler Control Register (PRS)											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$29	PRS*	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
φzg	FNS	W	SRES	SENA	-	-	-	-	-	-	00
READ Bit 7~0											
WRITE Bit 7:			r Reset bit the presc		[7~0])						
Bit 6:	0 = Dis	able pres	r enable bi caler coun caler count	ting							

## TABLE 12-2 Prescaler Control Register (PRS)



## 12.2 Base Timer

The base timer supports one interrupt, which occurs at seven different fixed rates and one adjustable clock. Applications base on the base timer interrupt can chose an appropriate interrupt rate from eight time bases for their specific needs. These real-time applications may include digitizer sampling, keyboard debouncing, or communication polling. Block diagram of base timer is shown in FIGURE 12-2.



## 12.2.1 Base Timer Operations

The base timer consists of eight sub-counters and one divider to produce eight predefined rates. The connections between overflow signals of these sub-counters and the base timer interrupt are controlled by respective bit fields of base timer enable register (**BTEN**). The enabled overflow signals are ORed to generate the base timer interrupt request. Related bits of base timer status register (**BTSR**) will show which rates of interrupts should be serviced. Write "1" to each bit of the register may clear each bit of the register respectively.

Note: Make sure **BTSR** is cleared after the interrupt was serviced, so that the request can be set next time.

## 12.2.2 Base Timer Control/Status Registers

Summary of base timer control/status registers is shown in TABLE 12-3.

TABLE 12-5 Summary of Base Timer Control negisters												
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$2A	BTEN	R/W	BTEN7	BTEN6	BTEN5	BTEN4	BTEN3	BTEN2	BTEN1	BTEN0	0000 0000	
\$2B	BTREQ*	R	BTREQ7	BTREQ6	BTREQ5	BTREQ4	BTREQ3	BTREQ2	BTREQ1	BTREQ0	0000 0000	
φΖΒ	DINEQ	W	BTCLR7	BTCLR6	BTCLR5	BTCLR4	BTCLR3	BTCLR2	BTCLR1	BTCLR0	0000 0000	
\$2C	BTC	R/W	BTC[7]	BTC[6]	BTC[5]	BTC[4]	BTC[3]	BTC[2]	BTC[1]	BTC[0]	0000 0000	
\$3C	IREQL	R/W	IRLCD	IRBT	IRPT	IRT3	IRT2	IRT1	IRT0	IRX	0000 0000	
\$3E	IENAL	R/W	IELCD	IEBT	IEPT	IET3	IET2	IET1	IET0	IEX	0000 0000	

**TABLE 12-3 Summary Of Base Timer Control Registers** 



## Base Timer Control Register

Dase	Timer of	Jontrol	Register										
				TABLE 12	2-4 Base 1	Timer	Cor	ntrol Regis	ster (BTE	N)			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit	: 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$2A	BTEN	R/W	BTEN7	BTEN6	BTEN5	BTE	N4	BTEN3	BTEN2	BTEN1	BTEN0	0000 0000	
Bit 0:	<b>0</b> = Dis		errupt cont interrupt interrupt	rol bit			Bit 4: <b>BTEN4 :</b> 256 Hz interrupt control bit <b>0</b> = Disable 256 Hz interrupt 1 = Enable 256 Hz interrupt						
Bit 1:	<b>0</b> = Dis	able 32 H	terrupt cor Iz interrupt z interrupt				E	0 =	= Disable {	Hz interru 512 Hz int 512 Hz inte		bit	
Bit 2:	<b>0</b> = Dis	able 64 H	terrupt cor Iz interrupt z interrupt				E	0 =	= Disable 2	8 Hz interr 2048 Hz ir 2048 Hz in		l bit	
Bit 3:	<b>0</b> = Dis	able 256	nterrupt co Hz interrup Hz interrup	ot			E	0 =	= Disable 8	8192 Hz /	C interrupt BTC interr BTC interro		

## **Base Timer Status Register**

	TABLE 12-5 Base Timer Status Register (BTSR)												
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$2B	BTREQ*	R								BTREQ0	0000 0000		
ΨΖD	DINEQ	W	BTCLR7	BTCLR6	BTCLR5	BTCLR4	BTCLR3	BTCLR2	BTCLR1	BTCLR0	0000 0000		
Bit 0: <b>BTREQ0:</b> 2 Hz interrupt status bit <b>0</b> = No 2 Hz interrupt occurred 1 = 2 Hz interrupt occurred Write "1" to clear bit0 status bit Bit 1: <b>BTREQ1:</b> 32 Hz interrupt status bit							<b>0</b> 1		Hz interrup nterrupt oc				
Bit 1:								Bit 5: <b>BTREQ5:</b> 512 Hz interrupt status bit <b>0</b> = No 512 Hz interrupt occurred 1 = 512 Hz interrupt occurred Write "1" to clear bit5 status bit					
Bit 2:	<b>0</b> = No 6 1 = 64 H	4 Hz inte z interru	nterrupt st errupt occu pt occurre bit2 statue	urred d			Bit 6: <b>BTREQ6:</b> 2048 Hz interrupt status bit <b>0</b> = No 2048 Hz interrupt occurred 1 = 2048 Hz interrupt occurred Write "1" to clear bit6 status bit						
Bit 3:	<b>0</b> = No 1 1 = 128	28 Hz in Hz interr	interrupt s iterrupt occ rupt occurr bit3 status	curred ed			<b>0</b> 1	= No 8192	Hz / BTC / BTC inte	interrupt o errupt occu			

## Base Timer Divide

	TABLE 12-6 Base Timer Divide											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$2C	BTC	R/W	BTC[7]	BTC[6]	BTC[5]	BTC[4]	BTC[3]	BTC[2]	BTC[1]	BTC[0]	0000 0000	
	The int	errupt tim	e of BTEN	[7] = 8192	Hz / BTC							




## **12.3 Timer**

## **12.3.1 Function Description**

The Timer is a 12-bit up counter. The low nibble of TxCH and TxCL is a real time read/write counter. When an overflow from \$FFF to \$000, a timer interrupt request IRT0 will

be generated. Timer will stop counting when system clock stops. Please refer to FIGURE 12-3.



## **12.3.2 Timer Clock Source Control**

Several clock sources can be chosen from for Timer. It's very important that Timer can keep counting as long as SYSCK

stays active. Refer to TABLE 12-7.

	Timer Cour	ton Link	Dute Dee	inter /T	
ADLE 12-1	Timer Cour	iter nign i	Dyle neg	ISLEI (I	хоп)

TABLE 12-7 Timer Counter High Byte Register (TxCH)											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$21	T0CH	R/W	LOAD	T0CK[2]	T0CK[1]	T0CK[0]	T0C[11]	T0C[10]	T0C[9]	T0C[8]	0000 0000
\$23	T1CH	R/W	LOAD	T1CK[2]	T1CK[1]	T1CK[0]	T1C[11]	T1C[10]	T1C[9]	T1C[8]	0000 0000
\$25	T2CH	R/W	LOAD	T2CK[2]	T2CK[1]	T2CK[0]	T2C[11]	T2C[10]	T2C[9]	T2C[8]	0000 0000
\$27	ТЗСН	R/W	LOAD	T3CK[2]	T3CK[1]	T3CK[0]	T3C[11]	T3C[10]	T3C[9]	T3C[8]	0000 0000
Bit 7:       LOAD : Automatic reload control bit.         0 : No auto reload.         1 : auto reload.         Bit[6~4]:         TxCK[2~0] : Clock Selection bit.         000 : SYSCK/2         001 : SYSCK/4         010 : SYSCK/8         011 : SYSCK/32         100 : SYSCK/1024         101 : SYSCK/4096         110 : BGRCK         111 : INTX(Timer0,2) / OSCX(Timer1,3)											
Bit[3~0]: TxC[11~8] : High byte of Timer counter											



## ST2205U

				TA	BLE 12-8	Timer1 F	legister (1	Г1C)					
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$20	T0CL	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000 0000		
\$22	T1CL	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000		
\$24	T2CL	R/W	T2C[7]	T2C[6]	T2C[5]	T2C[4]	T2C[3]	T2C[2]	T2C[1]	T2C[0]	0000 0000		
\$26	T3CL	R/W	T3C[7]	T3C[6]	T3C[5]	T3C[4]	T3C[3]	T3C[2]	T3C[1]	T3C[0]	0000 0000		
\$2D	T4C	R/W	T4C[7]	T4C[6]	T4C[5]	T4C[4]	T4C[3]	T4C[2]	T4C[1]	T4C[0]	0000 0000		
	\$2D         T4C         R/W         T4C[7]         T4C[6]         T4C[5]         T4C[4]         T4C[3]         T4C[2]         T4C[1]         T4C[0]         0000 0000           Bit 7-0:         TxC[7-0]: Low byte of Timer counter           Note: Timer activate only when this register be write.												
note: I	mer ac	uvate on	iy when tr	ns registe		<b>7</b> .							

	TABLE 12-9 Timer Counter Enable Control											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$28	TIEN	R/W	T4CK[2]	T4CK[1]	T4CK[0]	T4EN	T3EN	T2EN	T1EN	T0EN	0000 0000	
Bit 7~5	000 001 010 011 : 100 101 110 :	: Clock so : Clock so : Clock so : Clock so : Clock so : Clock so : Clock so	imer4 cloc urce is SY urce is SY urce is SY urce is SY urce is SY urce is BG urce is OS	SCK/2 SCK/4 SCK/8 SCK/32 SCK/1024 SCK/4096 RCK	Ļ							
Bit 4:	0 : T	N : Timer4 imer4 cou imer4 cou		nable con	trol bit							
Bit 3:	0 : T	N : Timer3 imer3 cou imer3 cou		nable con	trol bit							
Bit 2:	0 : T	N : Timer2 imer2 cou imer2 cou		nable con	trol bit							
Bit 1:	0 : T	N : Timer1 imer1 cou imer1 cou	•	nable con	trol bit							
Bit 0:	0 : T	N : Timer0 imer0 cou imer0 cou		nable con	trol bit							





# **13. CLOCKING OUTPUTS**

Three clocking outputs PE0, PE1 and PE2 are supported by the ST2205U. These signals are very useful for outputs of high frequency, such as PWM base signal or carrier of remote control. Timer0 overflow signal is the clock source of PE0 and

### Clocking Output: PE0

The overflow signal of Timer0 will be connected to toggle data of **PE[0]** when setting function selection bits **TCO0(PMCR[0])**. Meanwhile PE0 outputs clocked data of half the frequency of Timer0. After resetting **TCO0**, the toggle operation ceases. Then PE0 return to the original logic level of **PE[0]**.

### Clocking Output: PE1

Oscillation output of OSC will be the input of a 2-bit divider and then output to PE1 when PE1 function is on by setting PFE[1].

OSCN is for PE1, while BGRCK is for PE2. Clocking outputs output specific signals when respective function bits are set, and output original logic levels set by **PE[x]** after function bits are cleared.

The 2-bit divider is controlled by **OSCN[1:0]**(**BCTR[5:4]**). Refer to TABLE 13-3 for settings of OSCN.

### Clocking Output: PE2

BGRCK will output through PE2 when setting function selection bit **BCO(PMCR[2])**. If **BCO** is cleared, PE2 returns to the original logic level of **PE[2]**.

Summary of clocking outputs registers is shown in TABLE 13-1. The clocking outputs enable bits can be found in TABLE 13-2.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$04	PE	R/W	PE[7]	PE[6]	PE[5]	PE[4]	PE[3]	PE[2]	PE[1]	PE[0]	1111 1111
\$0C	PCE	R/W	PCE[7]	PCE[6]	PCE[5]	PCE[4]	PCE[3]	PCE[2]	PCE[1]	PCE[0]	0000 0000
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 -000

### TABLE 13-1 Summary Of Clocking Outputs Registers

### TABLE 13-2 Port Miscellaneous Control Register (PMCR)

								<u> </u>	/		
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$3A	PMCR	R/W	PULL	PDBN	INTEG	CSM1	CSM0	PFE[2]	PFE[1]	PFE[0]	1000 0000
Bit 2:	<b>0</b> = Dis	able clock	output BC ting output ing output	of BCO	bit (source	ed from B0	GRCK)				
Bit 1:	<b>0</b> = Dis	able clock	output OS king output ing output	of OSCN	ol bit (sour	ced from (	OSCN)				
Bit 0:	<b>0</b> = Dis	able clock	inal output signal ou signal out	tput of TC		ourced fro	m Timer0)				

### TABLE 13-3 BGR Control Register (BCTR)

			-	IABL	E 13-3 BG	R Control	Register	(BCIR)			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$063	BCTR	R/W	TEST	-	OSCN[1]	OSCN[0]	-	BSTR	BMOD	BGREN	0-00 -000
Bit 5,	<b>00</b> : OS 01 : OS 10 : OS	<b>I[1:0]</b> : Tw SCN = OS SCN = OS SCN = OS SCN = OS	C/1 C/2 C/4	er for OSC	C clock out	tput					



# 14. PSG

## **14.1 Function Description**

The built-in four channel Programmable Sound Generator (PSG) is controlled by register file directly. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms and tone signaling. In order to generate sound effects while allowing the processor to perform other tasks, the PSG can continue to produce sound after the initial commands have been given by the CPU. The structure of

PSG was shown in FIGURE 14-1 and FIGURE 14-2. Each channel of PSG of the ST2205U has three playing type. One for square type tone sound playing. Second for DAC PCM playing. The third sound playing type is DAC ADPCM playing. The three type can be applied in the four channels and mixed to one output signal to make the PSG generates melody and voice at the same time.




FIGURE 14-2 PSG Four Channel Mixer Structure Block



## ST2205U

TABLE 14-1 Summary Of DAC Registers											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$10	PSG0A						PSG0A[3]				0000 0000
			PSG0A[7] PSG0A[8]	PSGUA[6]	FWRA		FIFOS[3]				0000 0000
\$11	PSG0B			DSCOBIE1			PSG0B[3]				0000 0000
\$12	PSG1A	R/W		PSC1A(6)			PSG1A[3]				0000 0000
1			PSG1A[7]	FSGTA[0]	FWRA		FIFOS[3]	FIENSID			0000 0000
\$13	PSG1B			PSG1B[6]		PSG1B[/]	PSG1B[3]	PSG1B[2]	PSG1B[1]		0000 0000
\$14	PSG2A	R/W	PSG24[7]	PSG2A[6]	PSG2A[5]	PSG2A[4]	PSG2A[3]	$PSG2\Delta[2]$	PSG2A[1]		0000 0000
			PSG2A[8]		FWRA		FIFOS[3]				0000 0000
\$15	PSG2B			PSG2B[6]			PSG2B[3]				0000 0000
\$16	PSG3A						PSG3A[3]				0000 0000
			PSG3A[8]	1 0 0 0 1 [0]	FWRA		FIFOS[3]				0000 0000
\$17	PSG3B			PSG3B[6]			PSG3B[3]				0000 0000
\$18	VOL0	R/W	VOLS0	-	VOL0[5]	VOL0[4]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0 -00 0000
\$19	VOL1	R/W	VOLS1	-	VOL1[5]	VOL1[4]	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	0 -00 0000
\$1A	VOL2	R/W	VOLS2	-	VOL2[5]	VOL2[4]	VOL2[3]	VOL2[2]	VOL2[1]	VOL2[0]	0 -00 0000
\$1B	VOL3	R/W	VOLS3	-	VOL3[5]	VOL3[4]	VOL3[3]	VOL3[2]	VOL3[1]	VOL3[0]	0 -00 0000
\$1C	VOLM0	R/W	-	-	VOLM0[5]	VOLM0[4]	VOLM0[3]	VOLM0[2]	VOLM0[1]	VOLM0[0]	00 0000
\$1D	VOLM1	R/W	-	CLIP	VOLM1[5]	VOLM1[4]	VOLM1[3]	VOLM1[2]	VOLM1[1]	VOLM1[0]	- 000 0000
\$1E	PSGC	R/W	P3EN	P2EN	P1EN	P0EN	PCMEN	PSGO[1]	PSGO[0]	MUTE	0000 0000
\$1F	PSGM	R/W	PMD3[1]	PMD3[0]	PMD2[1]	PMD2[0]	PMD1[1]	PMD1[0]	PMD0[1]	PMD0[0]	0000 0000
\$20	T0CL	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000 0000
\$21	T0CH	R/W	LOAD	T0CK[2]	T0CK[1]	T0CK[0]	T0C[11]	T0C[10]	T0C[9]	T0C[8]	0000 0000
\$22	T1CL	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000
\$23	T1CH	R/W	LOAD	T1CK[2]	T1CK[1]	T1CK[0]	T1C[11]	T1C[10]	T1C[9]	T1C[8]	0000 0000
\$24	T2CL	R/W	T2C[7]	T2C[6]	T2C[5]	T2C[4]	T2C[3]	T2C[2]	T2C[1]	T2C[0]	0000 0000
\$25	T2CH	R/W	LOAD	T2CK[2]	T2CK[1]	T2CK[0]	T2C[11]	T2C[10]	T2C[9]	T2C[8]	0000 0000
\$26	T3CL	R/W	T3C[7]	T3C[6]	T3C[5]	T3C[4]	T3C[3]	T3C[2]	T3C[1]	T3C[0]	0000 0000
\$27	ТЗСН	R/W	LOAD	T3CK[2]	T3CK[1]	T3CK[0]	T3C[11]	T3C[10]	T3C[9]	T3C[8]	0000 0000
\$28	TIEN	R/W	T4CK[2]	T4CK[1]	T4CK[0]	T4EN	T3EN	T2EN	T1EN	T0EN	0000 0000
\$29	PRS*	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
•		W	SRES	SENA	-	-	-	-	-	-	00
\$2D	T4C	R/W	T4C[7]	T4C[6]	T4C[5]	T4C[4]	T4C[3]	T4C[2]	T4C[1]	T4C[0]	0000 0000
\$03C	IREQL	R	IRLCD	IRBT	IRPT	IRT3	IRT2	IRT1	IRT0	IRX	0000 0000
•		W	CLRLCD	CLRBT	CLRPT	CLRT3	CLRT2	CLRT1	CLRT0	CLRX	0000 0000
	IENAL	R/W	IELCD	IEBT	IEPT	IET3	IET2	IET1	IET0	IEX	0000 0000
\$3F	IENAH	R/W	IERTC	IEPCM	-	IEUSB	IEURX	IEUTX	IESRX	IESTX	00 -0 0000
\$6C	PCML	R	OUTS[7]	OUTS[6]	OUTS[5]	OUTS[4]	OUTS[3]	OUTS[2]	OUTS[1]	OUTS[0]	0000 0000
		W	PCM[7]	PCM[6]	PCM[5]	PCM[4]	PCM[3]	PCM[2]	PCM[1]	PCM[0]	0000 0000
\$6D	РСМН	R	PFEM	PFWA	FIFOC[3]	FIFOC[2]	FIFOC[1]	FIFOC[0]	OUTS[9]	OUTS[8]	0000 0000
¢c E		W	-	-	-	-	PCM[11]	PCM[10]	PCM[9]	PCM[8]	0000 0000
	MULL	R/W	MUL[7]	MUL[6]	MUL[5]	MUL[4]	MUL[3]	MUL[2]	MUL[1]	MUL[0]	0000 0000
\$6F	MULH	R/W	MUL[15]	MUL[14]	MUL[13]	MUL[12]	MUL[11]	MUL[10]	MUL[9]	MUL[8]	0000 0000



## 14.2 Tone Generator

The tone frequency is decided by Timer and the volume is controlled by DAC data output register (PSGxA).Besides DAC data can be used to adjust volume, the two level volume control(VOLx & VOLMx) are effective, too. So it's very flexible to generate any tone sound which you want. For example: If the 1KHz tone sound want to be generated on Channel0 and the volume is maximum. First, the Timer0 must be set up 2KHz and write FFH to DAC data (PSGA0). Second, the two level volume control are adjusting to maximum. Refer to TABLE 14-2, TABLE 14-5, TABLE 14-4, TABLE 14-6 & TABLE 14-7.

## 14.3 PCM DAC

A built-in PWM DAC is for analog sampling data or voice signals. There is an interrupt signal which is controlled by Timer form DAC to CPU whenever DAC data update is needed and the same signal will decide the sampling rate of voice. Each channel has a 16 byte FIFO. When the FIFO

empty byte is more than 8, the Timer interrupt will be triggered. Besides, There are two steps volume control to adjust one channel integrate volume and a couple of channels integrate volume. Refer to description of following TABLE.

## 14.4 ADPCM DAC

ADPCM is a kind of encode of voice compression. The compression data usually is an index. It's through the index to get an offset value of the present voice sample data. In ADPCM DAC mode, we just store the offset value to

register PSGxA to add to present voice sample data, or store the offset value to register PSGxB to subtract to present voice sample data.

TABLE 14-2 DAC Data R	legister (PSGxA)
-----------------------	------------------

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$10	PSG0A	R/W	PSG0A[7]	PSG0A[6]	PSG0A[5]	PSG0A[4]	PSG0A[3]	PSG0A[2]	PSG0A[1]	PSG0A[0]	0000 0000	
\$12	PSG1A	R/W	PSG1A[7]	PSG1A[6]	PSG1A[5]	PSG1A[4]	PSG1A[3]	PSG1A[2]	PSG1A[1]	PSG1A[0]	0000 0000	
\$14	PSG2A	R/W	PSG2A[7]	PSG2A[6]	PSG2A[5]	PSG2A[4]	PSG2A[3]	PSG2A[2]	PSG2A[1]	PSG2A[0]	0000 0000	
\$16	PSG3A	R/W	PSG3A[7]	PSG3A[6]	PSG3A[5]	PSG3A[4]	PSG3A[3]	PSG3A[2]	PSG3A[1]	PSG3A[0]	0000 0000	
Bit 7~0	In tor In <u>P(</u>	ne mo <u>CM</u> DA	de : This b AC mode :	output data yte is a volu This byte is e : This byt	ume contro normal D <i>i</i>	AC output o	data.					





				ТА	BLE 14-3 I	FIFO statu	s register				51220
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$11	PSG0B	R	PSG0A[8]		FWRA	FIFOS[4]	FIFOS[3]	FIFOS[2]	FIFOS[1]	FIFOS[0]	0000 0000
φΠ	FSGUB	W	PSG0B[7]	PSG0B[6]	PSG0B[5]	PSG0B[4]	PSG0B[3]	PSG0B[2]	PSG0B[1]	PSG0B[0]	0000 0000
\$13	PSG1B	R	PSG1A[8]		FWRA	FIFOS[4]	FIFOS[3]	FIFOS[2]	FIFOS[1]	FIFOS[0]	0000 0000
φIS	FSGID	W	PSG1B[7]	PSG1B[6]	PSG1B[5]	PSG1B[4]	PSG1B[3]	PSG1B[2]	PSG1B[1]	PSG1B[0]	0000 0000
\$15	PSG2B	R	PSG2A[8]		FWRA	FIFOS[4]	FIFOS[3]	FIFOS[2]	FIFOS[1]	FIFOS[0]	0000 0000
φIJ	FJGZD	W	PSG2B[7]	PSG2B[6]	PSG2B[5]	PSG2B[4]	PSG2B[3]	PSG2B[2]	PSG2B[1]	PSG2B[0]	0000 0000
\$17	PSG3B	R	PSG3A[8]		FWRA	FIFOS[4]	FIFOS[3]	FIFOS[2]	FIFOS[1]	FIFOS[0]	0000 0000
<b>φ</b> 1 <i>1</i>	FSG3D	W	PSG3B[7]	PSG3B[6]	PSG3B[5]	PSG3B[4]	PSG3B[3]	PSG3B[2]	PSG3B[1]	PSG3B[0]	0000 0000
Bit 5: Bit 4~0	1 = E 0 = E <b>FIFO</b> 00000	mpty   mpty   <b>S [4</b> ~/ ) = Th	nere is no d	FIFO are le FIFO are n mber of the ata in FIFO	nore than 8 e filled byte ).	8.	0				
Bit 4~0: <b>FIFOS [4~0]</b> : The number of the filled byte of the FIFO 00000 = There is no data in FIFO. 00001 = There is 1 data in FIFO. 10000 = There are 16 data in FIFO. (FIFO is full.) WRITE Bit 7~0: <b>PSGxB [7~0]</b> : ADPCM offset value In ADPCM DAC mode : This byte is (-)offset value.											

				TADLL I	4-4 DAC C	ontrol Re	gister (FS	uu)			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$1E	PSGC	R/W	P3EN	P2EN	P1EN	P0EN	PCMEN	PSGO[1]	PSGO[0]	MUTE	0000 0000
Bit 7~4	0 = D	isable o	à channel e channel x. hannel x.	enable bit							
Bit 3:	0 = D	isable 1	urrent DAC 12-bit PCM 2-bit PCM		ection bit.						
Bit 2~1	00 = 3 01 = 10 =	Single-I Two-Pir Two-Pir	Pin mode		: 7 bit res	olution olution					
Bit 0:	0 = P		à mute bit. ot mute. nute.								





	TABLE 14-5 PSG Mode Selection Register											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$1F	PSGM	R/W	PMD3[1]	PMD3[0]	PMD2[1]	PMD2[0]	PMD1[1]	PMD1[0]	PMD0[1]	PMD0[0]	0000 0000	
Bit 7~6			iannel 3 siç									
Bit 5~4	: PMD	2:Ch	annel 2 sig	jnal mode.								
Bit 3~2	PMD	1:Ch	iannel 1 sig	nal mode.								
Bit 1~0	00 = 01 =	PCM I Tone r	annel 0 sig DAC mode node. M DAC mo									

#### TABLE 14-6 Volume Control Register 1

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$18	VOL0	R/W	VOLS0	-	VOL0[5]	VOL0[4]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0 -00 0000
\$19	VOL1	R/W	VOLS1	-	VOL1[5]	VOL1[4]	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	0 -00 0000
\$1A	VOL2	R/W	VOLS2	-	VOL2[5]	VOL2[4]	VOL2[3]	VOL2[2]	VOL2[1]	VOL2[0]	0 -00 0000
\$1B	VOL3	R/W	VOLS3	-	VOL3[5]	VOL3[4]	VOL3[3]	VOL3[2]	VOL3[1]	VOL3[0]	0 -00 0000

Bit 5~0: **VOLx [5~0] :** Channel x Volume Control 000000 Level 0 ; **Minimum** 000001 Level 1

111111 Level 63 ; Miximum

Bit 7: VOLSx : Volume value valid control

0 = New volume value is valid only when Timerx interrupt occur.

1 = New volume value is valid in time.

## TABLE 14-7 Volume Control Register 2

	TABLE 14-7 VOIUME CONTROL REgister 2												
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$1C	VOLM0	R/W	-	-	VOLM0[5]	VOLM0[4]	VOLM0[3]	VOLM0[2]	VOLM0[1]	VOLM0[0]	- 000 0000		
\$1D	VOLM1	R/W	-	CLIP	VOLM1[5]	VOLM1[4]	VOLM1[3]	VOLM1[2]	VOLM1[1]	VOLM1[0]	00 0000		
Bit 6: Bit 5~0	0 = E 1 = E : VOLI	Disable Enable M0 <b>[5</b> ~ M1 <b>[5</b> ~ 00	mplify the n amplify fun amplify fun 0] : Volume Level 0 Level 1 Level 63	nction. iction. e control o e control o ; <b>Minim</b>	f mixed cha f mixed cha <b>um</b>	annel of Cł							



#### Multiplicator

ST2205U build-in a 16x8 multiplicator for wave-table operation. We just write twice to "MULH" that first is multiplicand low byte then high byte and "MULL" is multiplier. After the multiplier is written and wait 6 OP cycle, the answer's bit23~8 can be read from "MULH" and "MULL", the bit7~0 is ignored. Besides, the answer was reloaded to multiplicand automatically when the answer has appeared.

TABLE 14	4-8 Multi	plicator	Control	Register
	i o maiti	phoutor	001101	negiotoi

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$6E	MULL	R/W	MUL[7]	MUL[6]	MUL[5]	MUL[4]	MUL[3]	MUL[2]	MUL[1]	MUL[0]	0000 0000
\$6F	MULH	R/W	MUL[15]	MUL[14]	MUL[13]	MUL[12]	MUL[11]	MUL[10]	MUL[9]	MUL[8]	0000 0000

Bit 7~0: MULL **[7~0]** : The multiplier of multiplication. MULH **[7~0]** : The multiplicand of multiplication.

\*\* While the multiplier is written, the function will be active and the answer will appear on "MULH" & "MULL" after 6 OP cycle.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default			
\$6C	PCML	R	OUTS[7]	OUTS[6]	OUTS[5]	OUTS[4]	OUTS[3]	OUTS[2]	OUTS[1]	OUTS[0]	0000 0000			
		W	PCM[7]	PCM[6]	PCM[5]	PCM[4]	PCM[3]	PCM[2]	PCM[1]	PCM[0]	0000 0000			
\$6D	РСМН	R	PFEM	PFWA	FIFOC[3]	FIFOC[2]	FIFOC[1]	FIFOC[0]	OUTS[9]	OUTS[8]	0000 0000			
	-	W	-	-	-	-	PCM[11]	PCM[10]	PCM[9]	PCM[8]	0000 0000			
READ														
	1	= Em	oit PCM FII pty byte of pty byte of	the FIFO a	are less that									
	C	0000 = 0001 = : :	The numbe There is n There is 1 There are	o data in F data in FIF	IFO. =0.		t PCM FIFC	D						
	OUTS[9	~ <b>0]:</b> T	he data tha	at has mixe	d from eac	h channel								
WRITE		~ <b>0]:</b> 1	2-bit PCM	data input.										

#### TABLE 14-9 12-bit PCM FIFO Register



## 14.5 PWM DAC Output Mode Options

The PWM DAC generator has three modes, Single-pin mode, Two-pin two-ended mode and Two-pin push pull mode. They are depended on the application used. The

14.5.1 Single-Pin Mode (8-bit Accuracy)

Single-pin mode is designed for use with a single-transistor amplifier. It has 8 bits of resolution. The duty cycle of the PSGOB is proportional to the output value. If the output value is 0, the duty cycle is 50%. As the output value increases from 0 to 127, the duty cycle goes from being DAC mode is controlled by PSGO[1~0] of register PSGC[2~1]..

high 50% of the time up to 100% high. As the value goes from 0 to -128, the duty cycle decreases from 50% high to 0%. PSGO is inverse of PSGOB's waveform. Figure 13-3 shows the PSGOB waveforms.




FIGURE 14-3 Single-Pin Mode Wave Form




FIGURE 14-4 Single-Pin Application Circuit



#### 14.5.2 Two-Pin Two Ended Mode (8-bit Accuracy)

Two-Pin Two-Ended mode is designed for use with a single transistor amplifier. It requires two pin that **PSGO** and **PSGOB**. When the DAC value is positive, **PSGOB** goes high with a duty cycle proportional to the output value, while **PSGO** stays high. When the DAC value is negative, **PSGO** goes low with a duty cycle proportional to the output value, while **PSGOB** stays low. This mode offers a resolution of 8 bits. Figure 13-5 shows examples of DAC output waveforms with different output values. Each pulse of the DAC is divided into 128 segments per sample period. For a positive output value x=0 to 127, **PSGOB** goes high for X segments while **PSGO** stays high. For a negative output value x=0 to -127, **PSGO** goes low for |X| segments while **PSGOB** stays low.




FIGURE 14-5 Two-Pin Two Ended Mode Wave-Form




FIGURE 14-6 Two-Pin Two Ended mode Application Circuit



#### 14.5.3 Two-Pin Push Pull Mode (8-bit Accuracy)

Two-Pin Push Pull mode is designed for buzzer. It requires two pin that **PSGO** and **PSGOB**. When the DAC value is 0, both pins are low. When the DAC value is positive, **PSGOB** goes high with a duty cycle proportional to the output value, while **PSGO** stays low. When the DAC value is negative, **PSGO** goes high with a duty cycle proportional to the output value, while **PSGOB** stays low. This mode offers a resolution of 8 bits. Figure 13-7 shows examples of DAC output waveforms with different output values. Each pulse of the DAC is divided into 128 segments per sample period. For a positive output value x=0 to 127, **PSGOB** goes high for X segments while **PSGO** stays low. For a negative output value x=0 to -127, **PSGO** goes high for |X| segments while **PSGOB** stays low.




FIGURE 14-7 Two-Pin Push Pull Mode Wave Form




FIGURE 14-8 Two-Pin Push Pull Application Circuit



# 15. LCD

The LCD controller (LCDC) provides display data and specific signals for external LCD drivers to drive the STN LCD panels. The LCDC fetches display data directly from internal display buffer through one unique memory bus. The special designed internal bus shares almost none of the CPU resources to make both fast display data process and high speed CPU operation possible.

ST2205U support three display modes including black-and-white, 4-gray-level and 16-gray-level and is selected by **GL[3:2]** of control register **LCTR**. Further, it through PWM + FRC technique that selected by **GL[1~0]** to generate 31 gray levels and provides one palette **LPAL(\$4C)** to choose 16 gray levels which make the 4-gray-level and 16-gray-level more smoothly than only FRC.

The ST2205U builds in 32K bytes SRAM, so the maximum panel size can be 640x400 for B/W, 400x320 for 4-gray-level and 160xRGBx120 for 16-gray-level mode.

LCDCK is for LCDC to generate timings and the pixel clock. Refer to 0 for frequency settings of LCDCK.

The ST2205U supports 1-bit, 4-bit and 8-bit data bus for the compatibility of most popular LCD drivers. The LCD output signals are shared with Port-L, and are controlled by LCD power control bit LPWR (LCTL[7]) and data bus selection bits LMOD[1:0]. In case of 1-bit mode, PL2~1 can still be used for general purpose while only PL0 outputs LCD data.

#### Note:

- A. The LCD signals will be disconnected and Port-L will output values assigned by PL after setting LPWR.
- **B.** Set **PL**="00h" to make Port-L output zeros when LCDC is off.

Various functions are also supported to rich the display information, including virtual screen, panning, scrolling, contrast control and an alternating signal generator. Control registers used by LCDC are listed below.

	TABLE 15-1 Summary Of LCD Control Registers												
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$40	LSSAL*	W	SSA[7]	SSA[6]	SSA[5]	SSA[4]	SSA[3]	SSA[2]	SSA[1]	SSA[0]	0000 0000		
\$41	LSSAH*	W	SSA[15]	SSA[14]	SSA[13]	SSA[12]	SSA[11]	SSA[10]	SSA[9]	SSA[8]	0000 0000		
\$42	LVPW*	W	VP[7]	VP[6]	VP[5]	VP[4]	VP[3]	VP[2]	VP[1]	VP[0]	0000 0000		
\$43	LXMAX	R/W	XM[7]	XM[6]	XM[5]	XM[4]	XM[3]	XM[2]	XM[1]	XM[0]	0000 0000		
\$44	LYMAX	R/W	YM[7]	YM[6]	YM[5]	YM[4]	YM[3]	YM[2]	YM[1]	YM[0]	0000 0000		
\$45	LPAN	R/W	-	-	-	-	-	PAN[2]	PAN[1]	PAN[0]	0000 0000		
\$46	LBUF	R/W	LBUF[7]	LBUF[6]	LBUF[5]	LBUF[4]	LBUF[3]	LBUF[2]	LBUF[1]	LBUF[0]	0000 0000		
\$47	LCTR	R/W	LPWR	BLNK	REV	-	GL[3]	GL[2]	GL[1]	GL[0]	100- 0000		
\$48	LCKR*	W	-	-	LMOD[1]	LMOD[0]	LCK[3]	LCK[2]	LCK[1]	LCK[0]	00 0000		
\$49	LFRA*	W	-	-	FRA[5]	FRA[4]	FRA[3]	FRA[2]	FRA[1]	FRA[0]	00 0000		
\$4A	LAC	R/W	-	-	-	AC[4]	AC[3]	AC[2]	AC[1]	AC[0]	0 0000		
\$4B	LPWM	R/W	4GPS[1]	4GPS[0]	LPWM[5]	LPWM[4]	LPWM[3]	LPWM[2]	LPWM[1]	LPWM[0]	0000 0000		
\$4C	LPAL*	W	-	-	-	LPAL[4]	LPAL[3]	LPAL[2]	LPAL[1]	LPAL[0]	0 0000		
\$4E	PL*	R/W	PL[7]	PL[6]	PL[5]	PL[4]	PL[3]	PL[2]	PL[1]	PL[0]	1111 1111		
\$4F	PCL*	W	PCL[7]	PCL[6]	PCL[5]	PCL[4]	PCL[3]	PCL[2]	PCL[1]	PCL[0]	0000 0000		

#### **TABLE 15-1 Summary Of LCD Control Registers**



## **15.1 LCD Specific Signals**

The following signals are generated by LCDC to connect the ST2205U and an LCD module. Two of them are

## ■ FLM (PL7)

The LCD frame marker signal indicates the start of a new display frame. FLM becomes active after the last line pulse of the frame and remains active until the next line pulse, at which point it de-asserts and remains inactive until the next frame.

## LP1 (PL6)

The LCD line pulse signal is used to latch a line of shifted data to the segment drivers' outputs and is also used to shift the line enable signal of common driver. All the driver outputs then control the liquid crystal to form the desired frame on panel.

## AC (PL5)

The LCD alternate signal toggles the polarity of liquid crystal on the panel. This signal can be programmed to toggle for a period of 1 to 31 lines or one frame. See section TABLE 15-10 for register settings.

## CP

The LCD shift clock pulse signal is the clock output to which the output data to the LCD panel is synchronized. Data for segment drivers is shifted into the internal line buffer at each falling edge of CP.

## ■ LD7~0 (PE6~3, PL3~0)

The LCD data bus lines transfer pixel data to the LCD panel so that it can be displayed. Three kinds of data busses, 1-, 4- and 8-bit, are supported and are controlled by LMOD[1:0] (LCKR[5:4]). In case of 1-bit mode, LCDC uses only LD0 to transfer data. LD3~1 can still be programmed to be normal inputs or outputs. The output pixel data can be inverted through programming. Setting **REV** (LCTR) will reverse the output data on data bus. dedicated output pins, while the rest 13 pins are shared with Port-L and Port-E

## POFF (Power control)

The LCD power control signal is used to turn on/off the external DC-DC converter, which generates a high voltage for driving liquid crystal. POFF outputs "1" when clearing **LPWR (LCTR)**, and outputs "0" by setting this bit, which is also the default value.

## BLANK (Contrast control)

The LCD blank signal is used to control the contrast of display by setting contrast level in **LPWM[5:0]** with "00000" (default) represents a maximum level and "11111" is for minimum. The **BLANK** signal achieves this function by outputting a PWM signal according to the settings of contrast. Refer to section 15.4.11 for more information.

Besides contrast control, BLANK signal plays another role of turning display off. This is controlled by register bit **BLNK** (**LCTR[6]**). Setting **BLNK** will make BLANK signal to output "0" to blank the display regardless of contrast control. Setting **BLNK** bit will enable the PWM contrast control and of course the BLANK signal. If **LPWM[5:0]** are all zeros, BLANK signal will stay at high level with no PWM modulation.


## ■ LP2 (PE7)

When PWM gray-level function is enabled by setting **GL[1:0]** (LCTR[4]), the PWM line pulse signal will be outputted from this pin. When this function is off, LP2 outputs the identical signal with that of LP1.



## 15.2 Mapping the Display Data

The screen width and height of the LCD panel are programmable through software. Although the maximum screen size can be up to 1024x512, the actual supported resolution is limited by the display buffer size, which is also the internal RAM size, and is 32K bytes. Instead of screen size specified by control registers, larger frame can also be displayed via the Virtual Page Width setting. FIGURE 15-1 illustrates the relationship between the portion of a large graphic to be displayed on the screen and the actual area that can be seen. Each one or two even four bits in the display memory correspond to a pixel on the LCD panel. TABLE 15-2 shows the mapping of the display data to the pixel on LCD. When clear control bits **GL[3~2]** (LCTR[3~2]) and enable B/W mode, every bit of display buffer represents one pixel on the screen. In case of 4-gray-level mode, there needs two bits to present each pixel on the screen. And there needs 4 bits for 16-gray-level mode to display one pixel.



## FIGURE 15-1 LCD Screen Format

TABLE	15-2 Maj	oping	Memory	Data	on tl	ne Scre	en
	Δ	1_hit_	.nor_nivo	Imor	ما		

-				A. I-DIL-	pei-pixei ii	loue				-
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit7	Bit6	
Pixel [0,0]	Pixel [1,0]	Pixel [2,0]	Pixel [3,0]	Pixel [4,0]	Pixel [5,0]	Pixel [6,0]	Pixel [7,0]	Pixel 8,0]	Pixel [9,0]	
:	:					:			:	

	B. 2-bit-per-pixel mode											
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Bit7 Bit6												
Pi	xel	Pi	xel	Pi	xel	Pi	kel	Pi	xel			
[0	,0]	[1	,0]	[2	,0]	[3,	0]	[4	,0]			
			:		:		:					

#### C. 4-bit-per-pixel mode

Bit7	Bit6	Bit5	Bit4	Bit3	Bit3 Bit2 Bit1 Bit0							
	Pix	kel										
	[0,	0]										



## 15.3 LCD Interface Timing

The LCD controller continuously pumps the pixel data into the LCD panel via the LCD data bus. The bus is timed by the CP, LOAD, and FLM signals. Two kinds of data width, 1and 4-bit, are supported for most monochrome LCD panels. Refer to FIGURE 15-2 for both 1- and 4-bit interface timing.




FIGURE 15-2 LCD Interface Timing for 1-/4-Bit Data





## **15.4 Control Registers**

## 15.4.1 LCD Screen Starting Address Register

The LCD screen starting address register (**LSSA**) is used to inform the starting address of current display buffer. Different LCD frames can be switched quickly by simply modifying content of **LSSA**. The LCD controller will start fetching pixel data from system memory at this address.

TABLE 15-3 LCD Screen Starting Address Register	r
---	---

······································													
Address	Name	R/W	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8	Default		
\$040	LSSAL	W	SSA[7]	SSA[6]	SSA[5]	SSA[4]	SSA[3]	SSA[2]	SSA[1]	SSA[0]	0000 0000		
\$041	LSSAH	W	SSA[15]	SSA[14]	SSA[13]	SSA[12]	SSA[11]	SSA[10]	SSA[9]	SSA[8]	0000 0000		
\$041         LSSAH         W         SSA[15]         SSA[14]         SSA[13]         SSA[12]         SSA[10]         SSA[9]         SSA[8]         0000 0000           Bit 15~0:         LSSA[15:0]:         16-bit starting address of display buffer													

\*\*\*Attention: The LCD start byte must be set on even byte.

### 15.4.2 LCD Virtual Page Width Register

The LCD virtual page width register (**LVPW**) contains the width of a virtual screen that may be wider than real setting. This field is used for calculating the starting point of next line.

#### TABLE 15-4 LCD Virtual Page Width Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$042	LVPW	W	VP[7]	VP[6]	VP[5]	VP[4]	VP[3]	VP[2]	VP[1]	VP[0]	0000 0000

Bit 7~0: VP[7:0] : Width of virtual page width

Virtual page with = LVPW \* 16

### 15.4.3 LCD Screen Width Register

The LCD screen width register (**LXMAX**) is used to specify the width of the LCD panel in pixels. Every bit of display data maps to one pixel of LCD panel. **LXMAX** represents number of data in byte of each line.

#### TABLE 15-5 LCD Screen Width Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$043	LXMAX	R/W	XM[7]	XM[6]	XM[5]	XM[4]	XM[3]	XM[2]	XM[1]	XM[0]	0000 0000
Bit 7~(	D: XM[7	:0] : L(	CD screen	width							

LCD screen width = LXMAX \* 8

### 15.4.4 LCD Screen Height Register

The LCD screen height register (LYMAX) is used to specify the weight of the LCD panel in pixels.

TABLE 15-6 LCD Screen Height Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$044	LYMAX	R/W	YM[7]	YM[6]	YM[5]	YM[4]	YM[3]	YM[2]	YM[1]	YM[0]	0000 0000	
Bit 7~(	- <b>-</b>		CD screen 1 height = <b>I</b>	height <b>_YMAX</b> * 2								

### 15.4.5 LCD Panning Offset Register

The LCD panning offset register (LPAN) is used to control how many pixels the picture is shifted to the left. Values from 0 to 7 can be filled into this register to denote the offset, while 0 means no panning control.

	TABLE 15-7 LCD Panning Offset Register												
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$045 LPAN R/W PAN[3] PAN[2] PAN[1] PAN[0]000											000		
Bit 2~(	Bit 2~0: PAN[2:0] : LCD panning offset from zero to 15 pixels max.												



### 15.4.6 LCD Buffer Size Register

The LCD buffer size register (LBUF) is used to specify how many lines of data is the display buffer.

				TABL	E 15-8 LC	D Buffer S	ize Registe	er			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$046	LBUF	R/W	LBUF[7]	LBUF[6]	LBUF[5]	LBUF[4]	LBUF[3]	LBUF[2]	LBUF[1]	LBUF[0]	0000 0000
Dit 7.		- 17.01 .		r oizo							
			LCD buffe		D screen w	vidth					
		ballot	0.20 - 22	0	<u> </u>						
15.4.7 LC	D Contr	ol Reg	gister								
		-		rols the en	abling swite	ch of LCDC	, display p	anel on/off	or reverse	and the P	WM contrast
control bloc		,	,								
	NI	DAK	D'1 7				Register		<b>D</b> !! 4	D'1 0	
Address		R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$047	LCTR	R/W	LPWR	BLNK	REV	-	GL[3]	GL[2]	GL[1]	GL[0]	100-0000
Bit 7:	LPWR :	LCDC	enable/dis	able bit							
	<b>0</b> = En	able LC		signal out	puts high le	evel)					
	1 = Dis	sable L	CDC (POF	F signal ou	tputs low le	evel)					
Bit 6:			isplay ON/								
		•	•	•	outputs cor		ol signal)				
	1 = LC	D displ	ay off (BLA	NK signal (	outputs low	<i>i</i> level)					
Bit 5:	REV : L	CD dis	play revers	e							
	<b>0</b> = No										
	1 = Re	verse o	display								
Bit 3~	- GL [3	• <b>21</b> • 1 (	D gray-lev	el selection	n hit						
Diro	00 = B		b gray lov	01 001000101							
	01 = 4	gray									
	10 = 10										
	11 = re	served	l								

Bit 1~0: GL[1:0] : LCD gray-level selection bit 00 = FRC. 01 = FRC+PWM110 = FRC+PWM211 = FRC+PWM3

### 15.4.8 LCD Frame Rate Adjust Register

The LCD frame rate adjust register (LFRA) specifies the extended time of each scan line. Thus the frame rate slows down to be the desired value.

Note: LFRA must be a number greater than 1.

The adjusted frame rate for 1-4- and 8-bit modes can be found in the following equation.

#### 1-bit/4-bit/8-bit Mode

FRC mode

LCDCK FrameRate = - $(2LXMAX+4LFRA+5) \cdot 2LYMAX$ Equation14-1

FRC+PWM mode

$$FrameRate = \frac{LCDCK}{(2LXMAX + 4LFRA + 5) \cdot 4LYMAX}$$
Equation 14-2

#### 15.4.9 LCD Frame Rate Adjust Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$049	LFRA	W	-	-	FRA[5]	FRA[4]	FRA[3]	FRA[2]	FRA[1]	FRA[0]	00 0000
Bit 5~0: LFRA[5:0] : Extended time of each scan line											

Bit 5~0: LFRA[5:0] : Extended time of each scan line



## 15.4.10 LCD AC Signal Rate Register

The LCD alternating signal rate register (LAC) specifies the time of horizontal lines the alternating signal toggles.

				TABLE 1	15-10 LCD	AC Signal	Rate Reg	ister			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$04A L	AC	R/W	-	-	-	AC[4]	AC[3]	AC[2]	AC[1]	AC[0]	0 0000
Bit 2~0:	AC[4	<b>:0]</b> : Tii	me of horiz	ontal lines	the AC sig	nal toggles					
	AC[	[4:0]	AC si	gnal							
	000	000	Every fr	ame							
	000	001	Every 3	lines							
	000	010	Every 5	lines							
	000	011	Every 7	lines							
		:	:								
	111	101	Every 59	lines							
	111	110	Every 61	lines							
	11	111	Every 63	lines							

## TABLE 15-10 LCD AC Signal Rate Register

### 15.4.11 LCD PWM Contrast Control Register

The ST2205U achieves contrast control function by outputting a PWM signal from BLANK . The duty ratio of this PWM signal, also is the contrast level, is controlled by **LPWM[5:0]** with up to 64 steps. PWM ratio for both 1-/4-bit modes is shown in Equation14-3. If the PWM contrast control function is supported by LCD drivers, the equivalent duty of common waveforms may rise as the PWM ratio decreases. This is show in Equation14-4. Higher duty than the original number can lead to the contrast of LCD becomes lower.

 $PWM \ Ratio = 1 - \frac{(LPWM/2) + 1}{LXMAX + LFRA + 1.5}$ 

Equation14-3

Equivalent Duty =	Original Duty	Equation14-4
Equivalent Duty –	PWM Ratio	Lqualion

		T			1 LCD PW				r	r	1
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$4B	LPWM	R/W	4GPS[1]	4GPS[0]	LPWM[5]	LPWM[4]	LPWM[3]	LPWM[2]	LPWM[1]	LPWM[0]	0000 0000
Bit 7~6	6: <b>4GP</b>	S[1:0] :	4-gray-lev	el palet se	lection						
	00 = 1	~4 leve	l of Palet								
			l of Palet								
		-	el of Palet								
	11 = 13	3~16 le	vel of Pale	t							
Bit 5~(		M[5.0]	: LCD con	tract contr	ol						
DICUT		-		1	01						
		M[5:0]	Contras								
		000	64 (maxi	/							
	00	001	63								
	00	010	62								
		:	:								
	11	101	3								
	11	110	2								
	11	111	1 (minin	num)							



### 15.4.12 LCD Gray Level Palette

The gray level palette is a  $16 \times 5$ -bit array. It provides the mapping of value of display data to the gray that is shown on the screen. Display data makes an option of one gray from the palette and then it is to be displayed on the screen. It does not choose the gray we see directly, actually it choose the N<sup>th</sup> gray that is defined by N<sup>th</sup> data filled into the palette register sequentially.

In FRC mode, there are 16 grays produced by LCDC. This means values of 0 to 15 can be put into the palette. And in FRC+PWM mode, there can be 31 kinds of grays that can be seen, but only 16 kinds in one frame at most. Values of

0~30 can be put into the palette in this mode.

In 16-gray-level mode, there are 16 grays need to be filled in. The palette is defined by input proper values to the palette register **LPAL** by 16 times. The LCDC may keep the last enough number of values with the original order if more are inputted.

In 4-gray-level mode, there are still 16 grays need to be filled in. These 16 grays will then be divided into 4 palettes. The operational one is selected by register 4GPS[1:0](LPWM[7:6]).

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$4C	LPAL*	W	-	-	-	LPAL[4]	LPAL[3]	LPAL[2]	LPAL[1]	LPAL[0]	0 0000	

TABLE 15-12 LCD Palet Register

Bit 4~0: LPAL[4:0] : Write to the register by 16 times to fill in the whole palette



# **16. SERIAL PERIPHERAL INTERFACE**

The ST2205U contains one serial peripheral interface (SPI) module to interface with external devices, such as Flash memory, analog-to-digital converter, and other peripherals, including another ST2205U. The SPI consists of a masteror slave-configurable interface so that connections of both master and slave devices are allowable. Five signals multiplexed with Port-C are used by SPI. With equipped  $\overline{\text{DATA}_\text{READY}}$  and  $\overline{\text{SS}}$  (slave-select) control signals and transmit/receive buffers, faster data exchange with fewer software interrupts is easy to be made. Data length is widely supported from 7-bit up to 16-bit to satisfy various applications. One clock generator is provided for the synchronous communication clock SCK, which is sourced from OSCK. FIGURE 16-1 illustrates the block diagram of SPI.




FIGURE 16-1 SPI Block Diagram

## 16.1 SPI Operations

The SPI contains one 16-bit shift register and two 16-bit buffers for transmission and receiving respectively. Data with variable length from 7-bit to 16-bit can be exchanged with external devices through two data lines. Data length is controlled by bit count register **BC[3:0]** (bit3~0 of SPI clock control register **SCKR**). The current exchange will be over while the exchanged bit number reaches bit count setting.

The synchronous communication clock SCK is used to synchronize two devices and transfer data in and out of the shift register. Data is clocked by SCK with a programmable data rate, which is assigned by **SCK[2:0]** (bit6~4 of SPI clock control register **SCKR**). Refer to TABLE 11-6 for all clock rate settings.

## 16.1.1 Clock Phase and Polarity Controls

Four combinations of serial clock (SCK) phase and polarity are selectable by two control bits **PHA** and **POL** (bit 2~1 of SPI control register **SCTR**). FIGURE 16-2 and FIGURE 16-3 show the transmission format of two phase settings.

## ■ Transmission Format – PHA = 0

In this mode, both master and the communicating slave should present MSB after the falling edge of  $\overline{SS}$ . Then the first edge of SCK will be the first capture strobe of input data. If **POL**=0, this first edge is rising edge; if **POL**=1, it will be a falling edge.

The SPI block is controlled by **SPIEN** (**SCTR[7]**). Setting **SPIEN** will enable SPI function and the clock divider. Then the internal states of SPI will be reset to initial values. After that, write data to **SDATAL** will initiate an exchange. While exchanging, the busy flag will be set and is reported in **SBZ** (bit 4 of SPI status register **SSR**).


A slave select signal  $\overline{SS}$  (multiplexed with PC4) is used to identify individual selection of a slave SPI device. Slave devices that are not selected do not interfere with SPI bus activities. For a master SPI device,  $\overline{SS}$  can be used to indicate a multiple-master bus contention which can be reported in mode fault bit **MDERR** (bit3 of SPI status register **SSR**).

Note:

The clock settings should be identical for master and the communicating slave device.

## Transmission Format – PHA = 1

In this mode, both master and the communicating slave will be ready after the falling edge of  $\overline{SS}$ . The two output MSB at the first edge of SCK. Then the second edge will be the capture strobe. If **POL**=0, the first edge is rising edge; if **POL**=1, it will be a falling one.



## 16.1.2 Transmit Buffer and Receive Buffer

Operations of transmit and receive buffers are discussed below.

## Transmit Buffer

The transmit buffer is 16-bit long, and is write-only. This buffer is empty after the SPI was enabled at the beginning. In the meantime, the transmit buffer empty flag **TXEMP** (**SSR[5]**) will be set to indicate the status of buffer. Up to 16 bits of data can be filled with writes to SPI data registers (**SDATAL** and **SDATAH**). **TXEMP** will be cleared after **SDATAL** is wrote a value (Writing **SDATAH** will not affect **TXEMP**). Once the shift register proceeds to exchange, data in buffer will be loaded into shift register and **TXEMP** will be set again. Meanwhile a SPI transmitter interrupt will be issued and the transmit buffer can be filled with new data for next transmission.

## 16.1.3 Master, Slave Modes and The Shift Register

The SPI can operate in master or slave mode according to **SMOD** (**SCTR[0]**). These two modes and operations of the shift register for each are discussed below.

### Master Mode

The SPI operates as a master device when setting **SMOD**. In this mode, communication clock is provided by ST2205U with SCK (PC1). If there may have more than one master connected, bus contention can be detected by setting mode fault detection bit **MEREN** (**SCTR[4]**).  $\overline{SS}$  signal should be input and pulled high temporarily during this detection. Once  $\overline{SS}$  inputs low level, a mode fault status can be reported at **MDERR** (**SSR[2]**).

### Receive Buffer

The receive buffer is 16-bit long, and is read-only. This buffer is empty after the SPI was enabled first. In the meantime, the receive buffer ready flag RXRDY (SSR[6]) will be cleared to indicate status of buffer. Two bytes of data can be read from SDATAL and SDATAH. After completing exchange, data in shift register will be loaded into receive buffer, and then **RXRDY** will be set to indicate that the received data is available. Next, RXRDY should be cleared by one read instruction to **SDATAL** (Reading **SDATAH** will not affect RXRDY). In case of master mode, if one completed data is moving into receive buffer and RXRDY is still set, the moving activity will no stop but the receive buffer overrun flag OERR (SSR[1]) will be set to indicate that an old data is overwrote. If it is in slave mode, the receive buffer will not be overwrote while OERR equals "1". OERR can be cleared by reading SDATAL or by any write to SSR.

Some SPI devices have DATA\_READY output to suspend the incoming transmission. Setting **SRDY** (**PFC[5]**) may include timing of DATA\_READY, while clearing this bit to discard it. Communication clock and data transmission only starts after DATA\_READY returns to low level. The active level of DATA\_READY can be inverted to be high level active by setting inversion control bit **DRINV** (**SCTR[3]**).

When transmission, data in shift register will be shifted to master data output MOSI (PC3) with most significant bit (MSB) first, while data from serial data input MISO (PC2)

# Sitronix

will be shifted in as well. After the exchanged bits reach bit count setting, current data is complete and then moves to receive buffer.

The exchange continues with auto reload function of shift register if **TXEMP** is cleared. That is, MSB of next data will be sent out and be received in right after the LSB of the previous one with no pause.

After the exchange was triggered, the slave-select signal  $\overline{SS}$  (PC4) outputs low level to enable the external slave device. It keeps at low level during exchanges of data and data, and returns to high when exchanges cease.

### Slave Mode

In slave mode, SS (PC5) and SCK (PC1) become input,

### 16.1.4 SPI Interrupts

Four interrupts are supported by SPI with two interrupt vectors.

Transmit buffer empty interrupt happens when a data exchange starts and the transmit buffer is empty. This status can be read from status bit **TXEMP** (**SSR[5]**).

Receive buffer ready interrupt happens when a data exchange completes and the receive buffer is filled with one new data. This interrupt is enabled by setting control bit **RXIEN** (SCTR[6]). The status is reported at status bit **RXRDY** (SSR[6]).

The other two interrupts are error interrupts and are both enabled by control bit **ERIEN** (**SCTR[5]**). Receive buffer overrun interrupt and bit count violation interrupt share the

## **16.2 Interface Signals**

Five multiplexed signals are used to interface with other SPI devices. With setting related bits of port function select register **PFC**, these signals can be activated. Direction and function select bits should be ascertained before they are used. Refer to section 9 for these settings.

## SCK (PC1)

This is a bidirectional SPI synchronous clock I/O, which is multiplexed with PC1. SCK is output in master mode and input in slave mode.

### MISO (PC2)

Master In/Slave Out bidirectional signal, which is multiplexed with PC2. External data is inputted to this pin to the shift register in master mode. In slave mode, it is an output of shift register.

## MOSI (PC3)

Master Out/Slave In bidirectional signal, which is multiplexed with PC3. Data in shift register is outputted from this pin in master mode. In slave mode, it is an input of external data to the shift register. while  $\overline{\text{DATA}_{READY}}$  (PC5) is not functional. The exchange takes place only when  $\overline{\text{SS}}$  inputs low level and ends when it returns to high. On the falling edge of  $\overline{\text{SS}}$ , the shift register will be loaded with data in transmit buffer, and then the exchange initiates. During exchanging, data is clocked by external clock from SCK and is shifted in and out the shift register. Exchanged data will be ready when the exchanged bit number matches bit count setting. After data is ready, data transfer between shift register and two buffers will function automatically as it does in master mode. So that the shift register can be ready for the succeeding clock edge. If  $\overline{\text{SS}}$  rises before enough data bits, current exchange is over anyway, but the bit count violation flag **BERR** (**SSR[0]**) will be set.

interrupt vector with receive buffer ready interrupt. These three interrupts are "OR" together to generate an individual vector. In master mode, receive buffer overrun interrupt happens when moving new data from shift register to receive buffer with **RXRDY** equals "1". The overrun interrupt is issued and the status bit **OERR** (**SSR[1]**) will be set. In slave mode, old data in receive buffer will not be flushed while other operations are the same with those in master mode.

Bit count violation interrupt only happens in slave mode. If  $\overline{SS}$  input rises before enough data bits are reached, current exchange is over anyway, but the bit count violation flag **BERR** (**SSR[0]**) will be set and the interrupt is issued.

## ■ <u>SS</u> (PC4)

 $\overline{SS}$  is a bidirectional slave-select signal, which is multiplexed with PC4. In master mode,  $\overline{SS}$  is output to enable a slave device. In slave mode,  $\overline{SS}$  is inputted a low level to trigger the exchange.

## ■ DATA\_READY (PC5)

DATA\_READY is an input signal, which is multiplexed with PC5. It is used only in master mode and can be a GPIO in slave mode. The operation of DATA\_READY can be enabled by setting **PFC[5]**. The default active level is high, and can be inverted by setting **DRINV** (**SCTR[3]**). Active level is inputted to indicate that the communicating slave is ready for data exchange.

## ST2205U



## **16.3 SPI Control/Status Registers**

SPI control and status registers are summarized in TABLE 16-1.

	TABLE 16-2 Summary Of SPI Control Registers										
Address	Name	R/W	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8	Default
\$50	SDATAL	R/W	SD[7]	SD[6]	SD[5]	SD[4]	SD[3]	SD[2]	SD[1]	SD[0]	???? ????
\$51	SDATAH	R/W	SD[15]	SD[14]	SD[13]	SD[12]	SD[11]	SD[10]	SD[9]	SD[8]	???? ????
\$52	SCTR	R/W	SPIEN	RXIEN	ERIEN	MEREN	DRINV	POL	PHA	SMOD	0000 0000
\$53	SCKR	R/W	-	SCK[2]	SCK[1]	SCK[0]	BC[3]	BC[2]	BC[1]	BC[0]	-000 0000
\$54	SSR	R	-	RXRDY	TXEMP	SBZ	-	MDERR	OERR	BCERR	-000 -000
ΨJŦ	5511	W			Wr	ite any valu	e to reset S	SR			
\$55	SMOD	R/W	-	-	-	-	REP	DELAY	TOGGLE	ACTIVE	0000
\$0A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000 0000
\$0E	PFC	R/W	RXD0	TXD0	SRDY	SS	MOSI	MISO	SCK	-	-000 000
\$3D	IREQH	R	CLRRTC	-	-	CLRUSB	CLRURX	CLRUTX	CLRSRX	CLRSTX	00 0000
φ <b>5</b> Β		W	CLRRTC			CLRUSB	CLRURX	CLRUTX	CLRSRX	CLRSTX	00 0000
\$3F	IENAH	R/W	-	-	-	-	IEURX	IEUTX	IESRX	IESTX	0000

#### Of CDI Control Doviet

### 16.3.1 SPI Data Registers

#### **TABLE 16-3 SPI Data Registers**

Address	Name	R/W	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8	Default
\$050	SDATAL	R/W	SD[7]	SD[6]	SD[5]	SD[4]	SD[3]	SD[2]	SD[1]	SD[0]	0000 0000
\$051	SDATAH	R/W	SD[15]	SD[14]	SD[13]	SD[12]	SD[11]	SD[10]	SD[9]	SD[8]	0000 0000

Bit 7~0: Write: Write low byte data to transmit buffer / clear status bit **TXEMP** / trigger an data exchange **Read**: Read low byte data from receive buffer / clear status bit **RXRDY** 

Bit 15~8: Write: Write high byte data to transmit buffer / Read: Read high byte data from receive buffer

### 16.3.2 SPI Control Register

#### TABLE 16-4 SPI Control Register

	TABLE 16-4 SPI Control Register										
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$052	SCTR	R/W	SPIEN	RXIEN	ERIEN	MEREN	DRINV	POL	PHA	SMOD	0000 0000
Bit 7:	<b>SPIEN</b> 0 = SP 1 = SP	l disab	-								
Bit 6:	<ul> <li>BXIEN : Receive buffer ready interrupt control bit</li> <li>0 = Receive buffer ready interrupt disable</li> <li>1 = Receive buffer ready interrupt enable</li> </ul>										
Bit 5:	<b>0</b> = Tw	o error	error interru interrupts interrupts		bit						
Bit 4:	<b>0</b> = Mc	de fau	e fault dete It detection It detection		ol bit						
Bit 3:	<b>0</b> = Act	<ul> <li>DRINV : DATA_READY active level selection bit</li> <li>0 = Active level is high</li> <li>1 = Active level is low</li> </ul>									
Bit 2~			: SPI clock on 16.1.1	c polarity ar	nd phase c	ontrol bits					
Bit 0:	<b>0</b> = Se	lect sla	er / Slave m ive mode aster mode	nodes selec	ction bit						



## 16.3.3 SPI Status Register

		•		ТА	BLE 16-5 \$	SPI Status	Register						
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$054	SSR	R	-	RXRDY	TXEMP	SBZ	-	MDERR	OERR	BCERR	-000 -000		
φυστ	0011	W		Write any value to reset SSR									
Bit 6:	<b>0</b> = Re	ceive b	eive buffer s ouffer is em ouffer is fille	pty	v data and i	is ready							
Bit 5:	<b>0</b> = Da	ta in tra	smit buffer ansmit buff ouffer is en	er is waiting	g for excha	Inging							
Bit 4:	SBZ : S 0 = SP 1 = SP	l is idle		ing data									
Bit 2:	<b>0</b> = S	signa	•	level and i	is normal node fault	status dete	ected						
Bit 1:	<b>0</b> = No	receiv	e buffer ov	verrun erro errun error un error oc	•								
Bit 0:	<b>0</b> = Ex	change		number ma			g in slave n ting in slave						

## 16.3.4 SPI IIS interface

Modify SS active level and types to support IIS.


•					TA	BLE 16-6						
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	
\$055	SMOD	R/W	-	-	-	-	REP	DELAY	TOGGLE	ACTIVE	0000	
Bit 3:	<b>0</b> = Repeat mode is off. 1 = Repeat mode is on.											
Bit 2:	<b>0</b> = De	lay mo	de is off.	one bit mod	e control b	it						
Bit 1:	<ul> <li>1 = Delay mode is on.</li> <li>Bit 1: TOGGLE : SS level toggle mode control bit</li> <li>0 = Toggle mode is off.</li> <li>1 = Toggle mode is on.</li> </ul>											
Bit 0:	Bit 0: ACTIVE : SS active level select bit 0 = Active mode is off. 1 = Active mode is on.											



# **17. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER**

The ST2205U integrates one universal asynchronous receiver/transmitter (UART), which can be used to communicate with external serial devices. Serial data is transmitted and received at standard bit rates using the internal baud rate generator (BGR), which is controlled by

BGR control register **BCTR**. Settings of clock output of BGR (BGRCK) can be found in section 11. FIGURE 17-1 shows the block diagram of UART. Summary of UART control registers is listed in TABLE 17-1.



#### FIGURE 17-1 UART Block Diagram

**TABLE 17-1 Summary Of UART Control Registers** 

			TABLE 17-1 Summary OF OART Control Registers								
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$60	UCTR	R/W	-	-	RXEN	TXEN	PEN	PMOD	UMOD	BRK	00 0000
\$61	USR*	R	-	FER	PER	OER	RXBZ	RXRDY	TXBZ	TXEMP	-000 0001
φOT	031	W				Write a	ny value t	o clear US	R		
\$062	IRCTR	R/W	RXINV	TXINV	-	-	-	PW1	PW0	IREN	00000
\$063	BCTR	R/W	TEST	-	-	-	-	BSTR	BMOD	BGREN	0000
\$064	UDATA	R/W	UD[7]	UD[6]	UD[5]	UD[4]	UD[3]	UD[2]	UD[1]	UD[0]	???? ????
\$066	BRS	R/W	BRS[7]	BRS[6]	BRS[5]	BRS[4]	BRS[3]	BRS[2]	BRS[1]	BRS[0]	???? ????
\$067	BDIV	R/W	BDIV[7]	BDIV[6]	BDIV[5]	BDIV[4]	BDIV[3]	BDIV[2]	BDIV[1]	BDIV[0]	???? ????
\$00A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000 0000
\$00B	PCD	R/W	PCD[7]	PCD[6]	PCD[5]	PCD[4]	PCD[3]	PCD[2]	PCD[1]	PCD[0]	0000 0000
\$00D	PFC	R/W	RXD0	TXD0	SRDY	SS	MOSI	MISO	SCK	-	0000 000-
\$00E	PFD	R/W	RXD1	TXD1	CS6	CS5	CS4	CS3	CS2	CS1	0000 0000
\$03D	IREQH	R	IRRTC	IRPCM		IRUSB	IRURX	IRUTX	IRSRX	IRSTX	00 -0 0000
φ03D		W	CLRRTC	CLRPCM	-	CLRUSB	CLRURX	CLRUTX	CLRSRX	CLRSTX	00 -0 0000
\$03F	IENAH	R/W	IERTC	IEPCM	-	IEUSB	IEURX	IEUTX	IESRX	IESTX	00 -0 0000

## **17.2 UART Operations**

The UART has two modes of operation, NRZ and IrDA, which represent data in different ways for serial


## 17.2.1 NRZ mode

The non-return to zero (NRZ) mode is primarily associated with RS-232. Each character is transmitted as a frame delimited by a start bit at the beginning and a stop bit at the end. Data bits are transmitted least significant bit (LSB) first, and each bit occupies a period of time equal to 1 full bit. If parity is used, the parity bit is transmitted after the most significant bit. Data settings including data length, stop bit number and parity are controlled by bit fields in **UCTR**. FIGURE 17-2 illustrates a character "S" in NRZ mode. communication protocols, RS-232 and IrDA.

## 17.2.2 IrDA mode

IrDA mode uses character frames as NRZ mode does, but, instead of driving ones and zeros for a full bit-time period, zeros are transmitted as three-sixteenth (or less) bit-time pulses (which is selected by **PW[1:0]** (**IRCTR[2:1]**), and ones remain low. The polarity of transmitted pulses and expected receive pulses can be inverted so that a direct connection can be made to external IrDA transceiver modules that use active low pulses. This is controlled by **RXINV** and **TXINV** (**IRCTR[7:6]**). IrDA mode is enabled by control bit **IREN** (**IRCTR[0]**). FIGURE 17-3 illustrates a character "S' in IrDA mode.





Two kinds of character, 7-bit and 8-bit, are supported by ST2205U. This is controlled by mode selection bit **UMOD** (**UCTR[1]**). Parity options are controlled by parity enable bit

### 17.2.3 Transmitter Operation

Transmitter operation is controlled by control bit **TXEN** (**UCTR[4]**). When transmitter is empty, **IRUTX** (**IREQ[10]**) will be set to issue the interrupt request. At this time, we write a character to data register **UDATA** and transmitter accepts a character from the CPU bus. Then this data is fetched to output buffer and transmitted immediately, if the output buffer is empty. At the moment, the transmitter is empty again to wait next data. When a character is available for transmission, the start, stop, and parity (if enabled) bits are added into the character, and then it is

### **17.2.4 Receiver Operation**


Receiver operation is controlled by control bit **RXEN** (**USTR[5]**). Once the receiver is enabled, it searches for a start bit, qualifies it, and then samples the succeeding data bits at the perceived bit center. Jitter tolerance and noise immunity are provided by sampling 16 times per bit and using a voting circuit to enhance sampling. While receiving, the busy status of receiver can be read from **RXBZ** (**USTR[3]**) with logic level "1".

Receiving activity will be complete after the stop bit is detected. Then this data is sent to receiver from input buffer and input buffer will ready to receive next data. At this time, receiver is not empty, and **IRURX (IREQ[11])** will be set to issue the interrupt request. The received data can be obtained by reading data register **UDATA**. And receiver will empty again to wait to receive next data from input buffer after reading the data register.

Three kinds of errors may arise from illegal received data, which are reported at 3 bits of status register **USR[6:4]** and are discussed below.

## **17.3 Interface Signals**

Two sets of data lines can be enabled simultaneously for communication, TXD0(PC6), RXD0(PC7) and the auxiliary pins TXD1(PD6), RXD1(PD7). Data can inputs and outputs from and to these pins. With setting related bits of port function select registers (**PFC** and **PFD**), signals of the external devices can be connected. Data in and from these communication I/Os can be inverted by setting polarity control bit **RXINV** and **TXINV** (**IRCTR[7:6]**). Direction settings and function select bits should be ascertained



**PEN** (UCTR[3]) and parity mode selection bit **PMOD** (UCTR[2]). Other operations for transmitter and receiver are described below.

serially shifted (LSB first) at the selected bit rate. While transmitter is busy, the busy status is reported at **TXBZ** (**USR[1]**) with logic value "1".

If the transmitter is empty, the transmitter outputs a continuous idle (which is "1" for normal polarity). Moreover a continuous "0" can also be outputted as a break character by setting **BRK** bit (**UCTR[0]**).

#### 1. Buffer Overrun Error

This error indicates that the receive trigger bit was not set and the receiver overwrote data in receive buffer, i.e., the previous character was lost. This also means the software is not keeping up with the incoming data rate. Error is updated and reported by reading **OER** (**USR[4]**) for current received character.

### 2. Parity Error

If parity is enabled, the parity bit of current received character is checked and the status is updated in register bit **PER** (**USR**[5]).

#### 3. Framing Error

This error indicates that a framing error is detected and there may be corrupted data with missing stop bit. Error is updated and reported by reading **FER** (**USR[6]**) for current received character.

before using signals. Refer to section 9 for these settings.

### TXD0 (PC6)/TXD1 (PD6)

The UART transmit data signal is output to one or both of these two pins, which are multiplexed with PC6 and PD6. These pins connect to standard RS-232 or infrared transceiver modules.



### RXD0 (PC7)/RXD1 (PD7)

The UART receive data signal is input from one or both of these two pins, which are multiplexed with PC7 and PD7. If RXD0 and RXD1 are enabled at a time, both signals will be

gated with AND logic to produce one single signal. These pins also interface to standard RS-232 and infrared transceiver modules.

ST2205U

## 17.4 UART Control/Status Registers

## 17.4.1 UART Control Register

				TAB	LE 17-2 U/	ART Contr	ol Registe	r			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$60	UCTR	R/W	-	-	RXEN	TXEN	PEN	PMOD	UMOD	BRK	00 0000
Bit 5:	<b>0</b> = Dis			control bit							
Bit 4:	<b>0</b> = Dis	sable tr	control bit ansmitter ansmitter								
Bit 3:	<b>0</b> = Dis		arity								
Bit 2:	<b>0</b> = Ev			ection bit							
Bit 1:	<b>0</b> = 7-				oit 7 will be	set to zero	))				
Bit 0:	<b>0</b> = No	rmal ch	haracter naracter preak chara	acter							

### 17.4.2 IrDA Control Register

### TABLE 17-3 IrDA Control Register

				IAE	SLE 17-3 Ir	DA Contro	n Register				
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$062	IRCTR	R/W	RXINV	TXINV	-	-	-	PW1	PW0	IREN	00000
Bit 7:	<b>0</b> = Re	ceive c	ve data inv lata is norn lata is inve	nal							
	<b>0</b> = Tra 1 = Tra	ansmit o ansmit o	mit data inv data is norr data is inve A pulse wic	mal	n bits						
	PW	[1:0] 0	Pulse 1/10	Width							
	C	)1	2/10	6							
	1	х	3/16	6							
Bit 0:	<b>0</b> = No		ode control ode (NRZ) e								



## 17.4.3 UART Status Control Register

				TABLE	17-4 UAR1	Status Co	ontrol Reg	ister			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$61	USR*	R	-	FER	PER	OER	RXBZ	RXRDY	TXBZ	TXEMP	-000 000
ψŪΊ	oon	W				Write ar	y value to	clear USR			
Bit 6:	<b>0</b> = Cu	rrent re		ne error sta a is norma							
Bit 5:	<b>0</b> = Cu	rrent re	rror status eceived dat or occurs	bit a is norma	I						
Bit 4:	<b>0</b> = Cu			us bit a is norma	I						
Bit 3:	<b>0</b> = Re	ceiver	ver busy bit is not busy is busy								
Bit 2:	<b>0</b> = Re	ceiver	eiver ready is not read is ready	control bit y							
Bit 1:	<b>0</b> = Tra	Insmitte	nitter busy er is not bu er is busy								
Bit 0:	<b>0</b> = Tra	insmitte	smitter con er is not en er is empty	npty							

## 17.4.4 UART Data Register

	TABLE 17-5 UART Data Register										
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$064	<b>\$064 UDATA</b> R/W UD[7] UD[6] UD[5] UD[4] UD[3] UD[2] UD[1] UD[0] ???? ????										
Write:	Write ch	aracter	data to tra	nsmitter / F	Read: Read	d character	data from	receiver			



## **17.5 Settings For Standard Baud Rates**

One clock of 16 times of the communication baud rate is needed by the UART to perform data transmission/receiving, synchronization, and parity/error operations. Settings of **BRS**, **BDIV**, and OSCK ranges for standard baud rates are listed in TABLE 17-6. Besides, fine modulation mode and full modulation strength are suggested when using BGR to generate clock for UART. Store value of \$03 to **BCTR** to select these two options.

Note:

Before each communication, detect OSCK and make sure OSCK is in the legal range that matches the settings of **BRS** and **BDIV** which is listed in TABLE 17-6. If OSCK drifts due to power becomes low, please chose another settings for correct communication.

Baud	BRS	BDIV	OSCK	(MHz)	Error	Baud	BRS	BDIV	OSCK	(MHz)	Error
Rate			Max.	Min.	(%)	Rate			Max.	Min.	(%)
	19	65	1.33	1.16	-0.23		19	2	1.33	1.16	1.33
	21	72	1.47	1.28	-0.44		27	3	1.89	1.65	-4.00
	23	82	1.68	1.46	-0.10		28	3	1.96	1.71	-0.44
	27	92	1.89	1.65	0.17		29	3	2.03	1.77	3.11
	30	102	2.10	1.83	0.39		36	4	2.52	2.19	-4.00
	34	116	2.38	2.07	0.05		37	4	2.60	2.26	-1.33
600	37	126	2.60	2.26	0.23		38	4	2.66	2.32	1.33
	42	143	2.95	2.56	0.05		39	4	2.74	2.38	4.00
	47	106	3.30	2.86	0.27		45	5	3.16	2.74	-4.00
	49	167	3.44	2.99	0.15		47	5	3.30	2.86	0.27
	55	188	3.86	3.35	-0.14	19200	49	5	3.44	2.99	4.53
	61	208	4.28	3.72	0.10		54	6	3.79	3.29	-4.00
	68	232	4.77	4.14	0.05		55	6	3.86	3.35	-2.22
	19	32	1.33	1.16	1.33		56	6	3.93	3.41	-0.44
	21	36	1.47	1.28	-0.44		57	6	4.00	3.47	1.33
	24	41	1.68	1.46	-0.10		58	6	4.07	3.54	3.11
	27	46	1.89	1.65	0.17		59	6	4.14	3.60	4.89
	30	51	2.10	1.83	0.39		63	7	4.42	3.84	-4.00
	33	58	2.38	2.07	0.05		64	7	4.49	3.90	-2.48
1200	37	63	2.60	2.26	0.23		65	7	4.56	3.96	-0.95
	42	72	2.95	2.56	-0.44		66	7	4.63	4.02	0.57
	47	80	3.30	2.86	0.27		27	2	1.89	1.65	-4.00
	49	84	3.44	2.99	-0.44		28	2	1.96	1.71	-0.44
	55	94	3.86	3.35	-0.14		29	2	2.03	1.77	3.11
	61	104	4.28	3.72	0.10	1	41	3	2.88	2.50	-2.81
	68	116	4.77	4.14	0.05		42	3	2.95	2.56	-0.44
	19	16	1.33	1.16	1.33	1	44	3	3.09	2.68	4.30
	21	18	1.47	1.28	-0.44	_	54	4	3.79	3.29	-4.00
	23	20	1.61	1.40	-1.87	28800	55	4	3.86	3.35	-2.22
	26	22	1.82	1.59	0.85		56	4	3.93	3.41	-0.44
	29	25	2.03	1.77	-1.01	4	57	4	4.00	3.47	1.33
	33	28	2.31	2.01	0.57	4	58	4	4.07	3.54	3.11
2400	37	32	2.60	2.26	-1.33	4	59	4	4.14	3.60	4.89
	42	36	2.95	2.56	-0.44	4	67	5	4.70	4.08	-4.71
	47	40	3.30	2.86	0.27	4	68	5	4.77	4.14	-3.29
	49	42	3.44	2.99	-0.44		69	5	4.84	4.21	-1.87
	55	47	3.86	3.35	-0.14	38400	19	1	1.33	1.16	1.33
	61	52	4.28	3.72	0.10	4	36	2	2.52	2.19	-4.00
	68	58	4.77	4.14	0.05	1	37	2	2.59	2.25	-1.33
4800	19	8	1.33	1.16	1.33	4	39	2	2.74	2.38	4.00
	21	9	1.47	1.28	-0.44	4	54	3	3.79	3.29	-4.00
	23	10	1.61	1.40	-1.87	4	55	3	3.86	3.35	-2.22
	26	11	1.82	1.59	0.85	4	56	3	3.93	3.41	0.44
	29	12	2.03	1.77	3.11	<u> </u>	57	3	4.00	3.47	1.33

### **TABLE 17-6 Settings For Standard Baud Rates**



# ST2205U

	33	14	2.31	2.01	0.57	1	58	3	4.07	3.54	3.11
	37	16	2.60	2.26	-1.33		59	3	4.14	3.60	4.89
	42	18	2.95	2.56	-0.44		72	4	5.05	4.39	-4.00
	47	20	3.30	2.86	0.27		27	1	1.89	1.65	-4.00
	51	22	3.58	3.11	-1.09		28	1	1.96	1.71	0.44
	56	24	3.93	3.41	-0.44		29	1	2.03	1.77	3.11
	61	26	4.28	3.72	0.10		54	2	3.79	3.29	-4.00
	68	29	4.77	4.14	0.05	57600	55	2	3.86	3.35	-2.22
	19	4	1.33	1.16	1.33		56	2	3.93	3.41	-0.44
	23	5	1.61	1.40	-1.87		57	2	4.00	3.47	1.33
	24	5	1.68	1.46	2.40		58	2	4.07	3.54	3.11
	27	6	1.89	1.65	4.00		59	2	4.14	3.60	4.89
	28	6	1.96	1.71	-0.44		54	1	3.79	3.29	-4.00
	29	6	2.03	1.77	3.11		55	1	3.86	3.35	-2.22
9600	33	7	2.31	2.01	0.57	11520	56	1	3.93	3.41	-0.44
9000	37	8	2.60	2.26	-1.33	0	57	1	4.00	3.47	1.33
	42	9	2.95	2.56	-0.44		58	1	4.07	3.54	3.11
	47	10	3.30	2.86	0.27		59	1	4.14	3.60	4.89
	51	11	3.58	3.11	-1.09	Example	e:				
	56	12	3.93	3.41	-0.44			Rate=1152	200, BRS	=58, and	BDIV=1,
	61	13	4.28	3.72	0.10	the OSC	CK must b	be in the r	ange of 4	.07 to 3.5	4MHz.
	66	14	4.63	4.02	0.57						



# **18. UNIVERSAL SERIAL BUS (USB)**

The ST2205U incorporates one PLL, a 3.3V regulator, and a full speed USB 1.1 device engine to satisfy the strong demand of fast data transfer from market. Both HID and Mass storage classes are supported as well as the firmware libraries and the Windows 98 driver. Whole USB function is controlled by setting **USBEN** (**USBCON[7]**). After connects to a USB host port, 6 interrupts which share the same interrupt vector play the main role of USB communication. Proper routines responding to every host command should be executed to generate the right answer into the endpoint buffers to be transferred back.

Three endpoints are supported including control endpoint (EP0), bulk-in endpoint (BKI) and bulk-out endpoint (BKO). EP0 has a buffer of 8 bytes long while BKI and BKO each has a 64 bytes buffer which three range from \$200 to \$28F. Refer to TABLE 18-1 for the memory mapping. Write "1" to

**BUFEN** (**USBIEN[7]**) to enable these buffers. There are still total 144 bytes of user RAM to use when USB buffer is hidden by clearing **BUFEN**.

Double buffer scheme is applied to both BKI and BKO buffers to increase throughput and eases real-time data transfer.

TABLE 18-1 Summary	y of USB Buffers
--------------------	------------------

Buffer	Address
BKO	\$200~\$23F
BKI	\$240~\$27F
EP0OUT	\$280~\$287
EP00IN	\$288~\$28F

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$70	USBCON	R	USBEN	PLLRDY	PLL[1]	PLL[0]	RWAKE	PULL			0000 00
φισ		W	OODLIN	PLLEN	'[']	1 22[0]		TOLL			0000 00
\$71	USBIEN	R/W	BUFEN	-	BRIEN	RESIEN	SUSIEN	BKIIEN	BKOIEN	<b>EP0IEN</b>	0-10 0000
\$72	USBIRQ	R			BRIRQ	RESIRQ	SUSIRQ	BKIIRQ	BKOIRQ	EP0IRQ	00 0000
φIZ		W		-	BRCLR	RESCLR	SUSCLR	BKICLR	BKOCLR	<b>EP0CLR</b>	00 0000
\$73	USBBFS	R/W	-	-	-	-	BKI	BKO	EP0IN	EP0OUT	1010
\$74	EP0CON	R	STALL	FLUSH	TXZERO		DIR	SETUP	DRQ[1]	DRQ[0]	000- 0000
φ/ <del>4</del>	EFUCON	W	STALL	I LOSII	TAZENU	-	-	-	-	-	000
\$75	EP0LEN	R/W	-	-	-	-	LEN[3]	LEN[2]	LEN[1]	LEN[0]	0000
\$76	BKCON	R/W	STALL	FLUSH	TXZERO	-	STALL	FLUSH	-	-	000- 00
\$77	BKOLEN	R/W	-	LEN[6]	LEN[5]	LEN[4]	LEN[3]	LEN[2]	LEN[1]	LEN[0]	-000 0000

#### TABLE 18-2 Summary of USB Control Register



# 18.2 USB Control/Status Registers

## 18.2.1 USB Control Register

				TAB	LE 18-3 L	JSB Contro	ol Register				
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$70	USBCON	R W	USBEN	PLLRDY PLLEN	PLL[1]	PLL[0]	RWAKE	PULL	-	-	0000 00
0 = 1 =	<b>N:</b> USB ena = Disable = Enable rite 1 to res			SIE							
0 :	<b>N:</b> PLL ON/ = Disable P = Turn on P	LL	control bit								
0 :	<b>DY:</b> PLL clo = PLL clock = PLL clock	is no	t stable								
00 01 10	<b>:0]:</b> Select = 4Mhz = 6Mhz = 8Mhz = Reserve		clock of P	LL							
0 =	<b>(E:</b> Remote = Keep in s = Device is:	usper	nd state		host						
0 =	: D+ pull up = No pull up = Enable D	o resis	ster for D+								

## 18.2.2 USB Interrupt Control Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
Audress	Name			ыго	DIUD	DIL 4	DIUS	DIL Z	БЦТ	BILU	Delault
\$71	USBIEN	R/W	BUFEN	-	BRIEN	RESIEN	SUSIEN	BKIIEN	BKOIEN	EP0IEN	0-10 0000
<ul> <li>BUFEN: USB buffer access control bit</li> <li>0 = Turn off access to USB buffer. Turn on access to internal SRAM</li> <li>1 = Turn on access to USB buffer. Turn off access to internal SRAM</li> <li>BRIEN: USB bus reset interrupt control bit</li> </ul>											
	N: USB re										
SUSIEN: USB suspend interrupt control bit											
BKIIEN: USB Bulk-In interrupt control bit											
BKOIEN: USB Bulk-Out interrupt control bit											
EPOIEN: USB Endpoint 0 interrupt control bit											



## 18.2.3 USB Interrupt Request Register

TABLE 18-5 USB Interrupt Request Register											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$72	USBIRQ	R			BRIRQ	RESIRQ	SUSIRQ	BKIIRQ	BKOIRQ	EP0IRQ	00 0000
ΨIZ	USDING	W	-	-	BRCLR	RESCLR	SUSCLR	BKICLR	BKOCLR	<b>EP0CLR</b>	00 0000
RESIF SUSIF BKIIR BKOII EPOIR BRCL RESC SUSC BKICI BKOC	2: USB bus RQ: USB re RQ: USB Bu RQ: USB Bu RQ: USB Er R: USB bu LR: USB ro LR: USB ro LR: USB Bu LR: USB Bu LR: USB E	sume uspend Ik-In ir ulk-Ou idpoin s rese esume uspen ulk-In i Bulk-O	interrupt i d interrupt nterrupt re ut interrup t 0 interrup t interrupt d interrupt d interrupt ut interrupt ut interrupt ut interrupt	request bit request bit t request bit t request b pt request clear bit clear bit t clear bit t clear bit dear bit bit clear bit	t it bit						

## 18.2.4 USB Buffer Status Register

				IABLE	18-0 035	s Butter Sta	atus Regis	ter			
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$73	USBBFS	R/W	-	-	-	-	BKI	BKO	EP0IN	EP0OUT	1010
BKI: E 0 = 1 = BKO: 0 =	ER Status BKI buffer si = BKI buffe = BKI buffe BKO buffer = BKO buffer = BKO buffer	r is ful r is en <sup>r</sup> statu er is e	l, no servi npty, a ser s bit mpty, no s	vice is nee service is n	eded eeded						
	UT: EPOOL										
	0 = EP0OUT buffer is empty, no service is needed 1 = EP0OUT buffer is full, a service is needed										
1 :	= EP0OUT	buffer	is tull, a s	service is n	eeded						



## 18.2.5 Endpoint0 Control Register

TABLE 18-7 Endpoint0 Control Register											
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$74	EP0CON	R	STALL	0	0		DIR	SETUP	DRQ[1]	DRQ[0]	000- 0000
φ/4	LFUCON	W	STALL	FLUSH	TXZERO	-	-	-	-	-	000
0 :	L: Endpoint = Endpoint( = Endpoint(	) is no	ormal	d bit							
	H: Endpoin rite "1" to flu										
<b>TXZERO:</b> Sending zero length data command bit Write "1" make endpoint0 IN buffer to send zero length data											
0 :	Endpoint0 C = OUT data = IN data re	ı recei	ived	tion bit							
0 :	<b>P:</b> OUT pac = Last OUT = Last OUT	pack	age is dat		e						
01 10	1:0]: = A device = A config = A string = A non-st	uratio descri	n descript iptor recei	or receivec ved							

#### **TABLE 18-7 Endpoint0 Control Register**

## 18.2.6 Endpoint0 OUT Buffer Data Length Register

### TABLE 18-8 Endpoint0 OUT Buffer Data Length Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$75	EP0LEN	R/W	-	-	-	-	LEN[3]	LEN[2]	LEN[1]	LEN[0]	0000
0 = 1 =	<b>:0]:</b> Receiv = Zero data = Data is or : = Data is	i lengt ne byt	h e long	of Endpoin	t0 OUT bu	ffer					

## 18.2.7 Bulk IN/OUT Endpoints Control Register

## TABLE 18-9 Bulk IN/OUT Endpoints Control Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$76	BKCON	R/W	STALL	FLUSH	TXZERO	-	STALL	FLUSH	-	-	000- 00
0 = 1 = FLUSI W TXZEI	L (BKCON = Bulk IN/C = Bulk IN/C H (BKCON rite "1" to fl RO: Sendir rite "1" mał	DUT is DUT is <b>[6/2])</b> : ush Br ng zero	normal stalled : Bulk IN/C ulk IN/OU <sup>-</sup> o length da	OUT buffer T buffers ata comma	flush comr Ind bit						



## 18.2.8 Bulk OUT Endpoint Data Length Register

TABLE 10-10 Bulk OUT Endpoint Data Length Register											
Address	Name	$\mathbf{R}/\mathbf{W}$	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$77	BKOLEN	R/W	-	LEN[6]	LEN[5]	LEN[4]	LEN[3]	LEN[2]	LEN[1]	LEN[0]	-000 0000
0 = 1 =	<b>::0]:</b> Receiv = Zero data = Data is or : = Data is 6	lengt ne byt	h e long	of BKO but	fer						

### TABLE 18-10 Bulk OUT Endpoint Data Length Register



# **19. DIRECT MEMORY ACCESS (DMA)**

To speed up the data transfer, DMA works efficiently without CPU involved and moves one byte of data in only two SYSCK cycles. After a write to **DCNTH**, CPU pauses and then DMA starts. Meanwhile the address and data bus is freed for DMA job. In each transfer, up to 32KB data can be moved. Only single instruction is needed for a repeated transfer. It can the one of three as below: **a**. STZ zp (3 cycles) **b**. SMB7 zp (5 cycles) **c**. RMB7 zp (5 cycles)

DMA works only on the logical address of \$8000~\$FFFF, combines with source and destination bank registers, all physical memory can be accessed including whole 32KB internal RAM if bit16 of bank register is set.

Note:

If bit16 of bank register is set, \$8000~\$807F will refer to control registers

There are two DMA channels and are selected by **DMSEL[1](DCTR[1])**. After selecting a channel, source or destination registers are then chose by **DMSEL[0](DCTR[0])** to make further register access correct.

Registers for each channel are listed below. Also refer to

TABLE 19-1 for more.

- 15-bit source pointer: DPTR (DMSEL[0]=0)
- 15-bit destination pointer: DPTR (DMSEL[0]=1)
- 11-bit source bank register: DBKR (DMSEL[0]=0)
- 11-bit destination bank register: DBKR (DMSEL[0]=1)
- 15-bit data length register: DCNT

There are three modes for manipulation of both pointers: **a**. Continue, **b**. Reload, and **c**. Fixed. Pointer increases one after each transfer in continue mode, and becomes \$8000 after \$FFFF is reached. At this time, **DBKR** also increases one to map to the next bank. Reload mode acts like continue mode except pointer and bank registers will back to their original values when each transfer stops. In case of Fixed mode, pointer keeps the same value always.

Excepting normal operation, there is one special function for each channel, and is controlled by **FUNC[1:0](DMOD[5:4])**. DMA channel0 can help image data operations. AND, OR and XOR logic operations can be done between source and destination data being moved.

Regarding channel1, double data transfer speed is possible while moving data from/to Nand Flash via port-F.

<b>TABLE 19-1</b>	ΔΜΔ	Control	Registers
TADLE 13-1		CONTROL	negisters

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$58	DPTRL	R/W	DPTR[7]	DPTR[6]	DPTR[5]	DPTR[4]	DPTR[3]	DPTR[2]	DPTR[1]	DPTR[0]	0000 0000
\$59	DPTRH	R/W	-	DPTR[14	DPTR[13	DPTR[12]	DPTR[11]	DPTR[10]	DPTR[9]	DPTR[8]	-000 0000
\$5A	DBKRL	R/W	DBKR[7]	DBKR[6]	DBKR[5]	DBKR[4]	DBKR[3]	DBKR[2]	DBKR[1]	DBKR[0]	0000 0000
\$5B	DBKRH	R/W	DBKR[15	-	-	-	-	DBKR[10]	DBKR[9]	DBKR[8]	0000
\$5C	DCNTL	R/W	DCNT[7]	DCNT[6]	DCNT[5]	DCNT[4]	DCNT[3]	DCNT[2]	DCNT[1]	DCNT[0]	0000 0000
\$5D	DCNTH	R/W	-	DCNT[14	DCNT[13]	DCNT[12]	DCNT[11]	DCNT[10]	DCNT[9]	DCNT[8]	-000 0000
\$5E	DCTR	R/W	-	-			-	-	DMSEL[1	DMSEL[0]	00
\$5F	DMOD	R/W	-	-	FUNC[1]	FUNC[0]	DMDD[1	DMDD[0	DMDS[1	DMDS[0	00 0000

## **19.1 DMA Control Register**

## 19.1.1 DMA Pointer Register

The 15-bit pointer refer to the logical memory in the range of \$8000~\$FFFF, i.e., the internal pointer has its bit15 always equals "1"

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$58	DPTRL	R/W	DPTR[7]	DPTR[6]	DPTR[5]	DPTR[4]	DPTR[3]	DPTR[2]	DPTR[1]	DPTR[0]	0000 0000
\$59	DPTRH	R/W	-	DPTR[14	DPTR[13	DPTR[12]	DPTR[11]	DPTR[10]	DPTR[9]	DPTR[8]	-000 0000
DPTR[14:0]: DMA pointer register											

Read/write one of the four DMA pointer registers, which is selected by DMSEL[1:0]

### 19.1.2 DMA Bank Register

The DMA bank **DBKR** has the same logical memory range as that of bank DRR, and the banked size is also 32K bytes. Besides mapping to physical memory, **DBKR** can also map to whole internal 32K bytes RAM including control registers. Set **DBKR[15]** to select internal RAM and clear it to back to the original DMA bank. No push-pull instruction is needed.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$5A	DBKRL	R/W	DBKR[7]	DBKR[6]	DBKR[5]	DBKR[4]	DBKR[3]	DBKR[2]	DBKR[1]	DBKR[0]	0000 0000
\$5B	DBKRH	R/W	DBKR[15	-	-	-	-	DBKR[10]	DBKR[9]	DBKR[8]	0000



DBKR[10:0]: DMA Bank register

Read/write one of the four DMA bank registers, which is selected by DMSEL[1:0]

**DBKR[15]:** DMA Bank switch bit

0: DBKR maps to physical memory

1: **DBKR** maps to internal RAM, regardless of other bits

#### 19.1.3 DMA Length Register

The DMA length register has 15 bits, therefore up to 32K bytes data can be moved in each transfer. A write to high byte, **DCNTH**, may trigger DMA once. After DMA starts, (**DCNT**+1) bytes of data will be moved from source location to destination. Since **DCNTH** is readable, two instructions, SMB7 and RMB7, can be used as the trigger instruction of repeated transfers. If DCTN is less than 256, STZ DCNTH is another instruction to trigger.

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$5C	DCNTL	R/W	DCNT[7]	DCNT[6]	DCNT[5]	DCNT[4]	DCNT[3]	DCNT[2]	DCNT[1]	DCNT[0]	0000 0000
\$5D	DCNTH	R/W	-	DCNT[14	DCNT[13]	DCNT[12]	DCNT[11]	DCNT[10]	DCNT[9]	DCNT[8]	-000 0000

**DCNT[14:0]:** DMA Length register

Read/write the 15-bit DMA length register

DMA starts after a write to **DCNTH** 

#### 19.1.4 DMA Register Select Bits

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$5E	DCTR	R/W	-	-			-	-	DMSEL[1	DMSEL[0]	00

DMSEL[1]: DMA channel select bit. Select also mode register, DMOD

- 0: Select channel0
- 1: Select channel1

DMSEL[0]: DMA source/destination select bit

- **0**: Select source pointer and bank registers
- 1: Select destination pointer and bank registers

#### 19.1.5 DMA Mode Selection Register

There are two DMA mode registers for both channel which is selected by **DMSEL[1]**. Pointer modes and channel functions are controlled by this register.

functions are controlled by this register.													
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$5F	DMOD	R/W	-	-	FUNC[1]	FUNC[0]	DMDD[1	DMDD[0	DMDS[1	DMDS[0	00 0000		
DMDS[1:0] : DMA source pointer mode selection bit													

00 = Continue mode. Source pointer continues when next DMA starts

01 = Reload mode. Source pointer restore its original value when next DMA starts

1x = Fixed mode. Source pointer is fixed

#### **DMDD[1:0]** : DMA destination pointer mode selection bit

- 00 = Continue mode. Destination pointer continues when next DMA starts
- 01 = Reload mode. Destination pointer restore its original value when next DMA starts
- 1x = Fixed mode. Destination pointer is fixed

### FUNC: Function control for DMA channel 0/1

DMA0:

FUNC[1:0]: Three cycle mode enable

00: Normal mode

01: Enable DMA channel three cycle mode with XOR logic operation

- 10: Enable DMA channel three cycle mode with OR logic operation
- 11: Enable DMA channel three cycle mode with AND logic operation

DMA1:

- **FUNC[1:0]**: Single cycle mode enable, either source or destination should be PF to make single cycle mode enable 0x: Normal mode
  - 1x: Enable DMA channel Single cycle mode



# 20. NAND FLASH INTERFACE

The ST2205U has a simplified Nand Flash(Flash for short in the following) interface for both And and Nand types which only 9 or 10 specific signals are needed. Combine other GPIOs, this serial interface carries commands and data between MCU and Flash memory by CPU read/write instructions or by DMA channel1.

Data moved by DMA channel1 may has ECC codes

## 20.1 Nand Flash Interface, Port-F

Flash memory is a serial accessed memory. Typical interface signals for And and Nand types are listed in FIGURE 20-1 as well as the connection with ST2205U. If **FEN(FCTR[7])** is set, port-F will be the 8-bit serial data bus

and PD7/FWR, PD6/FRD will play write/read signals, while other control signals are controlled by GPIOs. The And type flash interface needs only PD7 and further saves PD6 for GPIO. Since Nand Flash interface has higher generated at the same time. When data write to Flash is performed, ECC codes will be ready at the end of transmission, then they are to be written to Flash and stored in the redundant area. In case of data read, ECC codes calculated by MCU are to be compared with those in redundant area and check if there is any bit error, even correct this error.

priority, PD7/6 will be FWR/FRD signals if **FEN**=1, regardless of settings of **PFD**. Port-F works the same way, I/O directions will not be controlled by PCF but by read/write access of data when Flash interface enabled. It is floating when not being accessed, output when write to port-F and is input when read from port-F.




FIGURE 20-1 Connecting Nand and And Flash Memories

## 20.2 Error Correction Code (ECC)

ECC code consists of 3 bytes per 256 bytes of data. The XORed result of new and old ECC codes shows if there is a bit error between two 256 bytes of data, even the location of the error bit. Two sets of ECC codes, **ECC0** and **ECC1**, are supported and are selected by **ECCSEL**. So results of up to 512 bytes can be processed and stored. Three bytes of each can be accessed at three registers **ECCL/M/H**.

There are two ways to trigger ECC calculation. First is execute read/write to PF when **ECCEN**=1 and **PFECC**=1. Second is moving Flash data via DMA channel1. ECC of first 256 bytes will be calculated first in **ECC0**, and then changes to **ECC1** automatically for those after 256. The calculation stops after 512 bytes are reached even there are still more being moved.

Before Flash data transfer, clear ECC codes and the counter by writing "1" to **ECCCLR**. After write of 512 bytes is performed, control **ECCSEL** and get the results from **ECC0** and **ECC1**. In case of read transfer, after reading 512 bytes, retrieve two 3-byte ECC codes in the redundant area and write them into **ECC0/1** respectively. Each write to **ECCL/M/H** will make a XOR operation between the original data and the byte written into. After **ECCH** is wrote a byte, ECC checking starts. The result will be reported at FSR[1:0] in one SYSCK cycle. Meanwhile **ECCL/M/H** also report the error bit position if there is one.





# 20.3 Nand Flash Interface Control Registers

\$68		R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
	FCTR	R	FEN	TYPE	ECCEN	PFECC	ECCSEL	0	FSR[1]	FSR[0]	0000 0000
		W						ECCCLR	-	-	0000 00
	ECCL	R/W	ECC[7]	ECC[6]	ECC[5]	ECC[4]	ECC[3]	ECC[2]	ECC[1]	ECC[0]	0000 0000
	ECCM	R/W	ECC[15]	ECC[14]	ECC[13]	ECC[12]	ECC[11]	ECC[10]	ECC[9]	ECC[8]	0000 0000
	ECCH	R/W	ECC[23]	ECC[22]	ECC[21]	ECC[20]	ECC[19]	ECC[18]	ECC[17]	ECC[16]	0000 0000
	Flash typ • Nand ty										
	And typ										
1 -	. Ана тур	61 1431	1								
FEN:	Flash Int	erface	enable bit								
0 =	Disable	Flash	interface								
1 =	Enable	Flash i	nterface								
			enable bit								
			generation eneration a								
1 =		LCC y			011						
ECCSE	EL: ECC	chann	el selectior	n bit							
	Select										
1 =	Select I	ECC1									
			unction cor		<b>—</b>						
							<pre> ECC funct tion of ECC</pre>				
1 =	Dala UI	Teau/w				the genera		,			
ECCCL	LR: ECC	buffer	clear bit								
(W	) <b>0</b> = No (	effect									
(W)	) 1= Clea	ar all by	tes of ECO	C buffer an	d also the	counter for	ECC0/1 co	ntrol.			
			tion enable	e bit							
	= No err										
-	= Correc = ECC c										
	= Uncori										
	- 01001	Solubit	5 01101								
ECC[2	<b>3:0]:</b> 3-b	yte EC	C buffer								
							the original	data and th	ne byte wri	tten into	
						or detection	operation				
R:	Read fro	m thes	e registers	to retrieve	error bit p	osition					



# **21. POWER DOWN MODES**

ST2205U has three power down modes: WAI-0, WAI-1 and STP. The instruction WAI will enable either WAI-0 or WAI-1, which is controlled by WAIT (SYS[2]). And the instruction

STP will enable STP mode in the same manner. WAI-0 and WAI-1 modes can be waked up by interrupt. However, STP mode can only be waked up by hardware reset.

TABLE 21-1 System Control Register (SYS)	
--	--

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$030	SYS	R	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	IRREN	HIGH	0000 0001		
<b>\$030</b>	515	W	XSEL	OSTP	XSTP	XBAK	WSKP	WAIT	IRREN	LVDEN	0000 0000		
Bit 2:	Bit 2: WAIT : WAI-0 / WAI-1mode select bit												
	<b>0</b> = WAI instruction causes the chip to enter WAI-0 mode												
	1 = WAI instruction causes the chip to enter WAI-1 mode												

### 21.1 WAI-0 Mode:

If WAIT is cleared, WAI instruction makes MCU enter WAI-0 mode. In the mean time, the oscillator, interrupts, timer/counter, and PSG are still working. On the other hand CPU and the related instruction execution stop. All registers, RAM, and I/O pins will retain the same states as those before the MCU entered power down mode. WAI-0 mode

can be waked up by reset or interrupt request even If user
sets interrupt disable flag I. In that case MCU will be waked
up but not entering interrupt service routine. If interrupt
disable flag is cleared (I='0'), the corresponding interrupt
vector will be fetched and the service routine will be
executed. The sample program is shown below:

LDA	#\$00	
STA	<sys< td=""><td></td></sys<>	
WAI		; WAI 0 mode

### 21.2 WAI-1 Mode:

If WAIT is set, WAI instruction makes MCU enter WAI-1 mode. In this mode, CPU stops, but the PSG, timer/counter keep running if their clock sources are from OSCX. The

LDA #\$04 STA <SYS WAI

; WAI 1 mode

21.3 STP Mode:

STP instruction will force MCU to enter stop mode. In this mode, MCU stops, but PSG, timer/counter won't stop if the clock source is from OSCX. In power-down mode, MCU

wake-up procedure is the same as for WAI-0. The difference is that the warm-up cycles occur when waking from WAI-1. Sample program is shown as following:

can only be waked up by hardware reset, and the warm-up cycles occur at the same time.

#### SYSCK source is OSC:

FIGURE 21-1 Status Under Power Down Modes

Mode	Timer0,1	SYSCK	LCD	OSC	OSCX Base RAM REG. I/O				Wake-up condition					
WAI-0			Reset, Any interrupt											
WAI-1	Stop	Stop	Stop	Stop			Retain		Reset, Any interrupt					
STP	Stop	Stop	Stop	Stop	Retain Reset			Reset						

#### SYSCK source is OSCX:

Mode	Timer0,1	SYSCK	OSC	OSC OSCX Base Timer RAM REG		REG.	I/O	LCD	Wake-up condition	
WAI-0					Wrong Frame	Reset, Any interrupt				
WAI-1	Stop	Stop			Stop	Reset, Any interrupt				
STP	Stop	Stop			Ret	ain			Stop	Reset



# 22. WATCHDOG TIMER

The watchdog timer (WDT) is an added check that a program is running and sequencing properly. When the application software is running, it is responsible for keeping the 2- or 8-second watchdog timer from timing out. If the

## 22.1 WDT Operations

The WDT is enabled by setting the WDT enable flag **WDTEN** (**MISC[3]**). Two time settings, 2 and 8 seconds, are selectable with selection bit **WDTPS** (**MISC[2]**).WDT is clocked by the 2Hz clock from the base timer and therefore has 0.5-second resolution. It is recommended that the watchdog timer be periodically cleared by software once it is enabled. Otherwise, software reset will be generated watchdog timer times out, it is an indication that the software is no longer being executed in the intended sequence. At this time the watchdog timer generates a reset signal to the system.

when the timer reached a binary value of 4 or 16.

Note:The WDT can be reset by writing any value to **MISC** register.

After a system reset, **WDTEN** is cleared. Then the WDT returns to be idle.

Address	Name	R/W	Bit 7	BLE 22-1	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default			
		R	Test	-		-	WDTEN	WDTPS	TEST	TEST	1100			
\$038	MISC	W	Reset WDT											
WDTP	S: WDT	period	selection b	bit										
0: Timer period is 72ms														
1: Timer period is 2s														
WDTE	N: WDT	enable	bit											
	(W) 0: Di	sable V	VDT											
	(W) 1: Er	nable W	/DT											
	· /		et did not o	ccur										
	• •		et occurred											
	(,													
Bit 7:	TEST	: Thes	se two bits	should be b	ooth zero ir	n normal op	peration							
Bit 1~(	D: TEST	r: Thes	se two bits	should be	both zero i	n normal o	peration							

#### TABLE 22-1 System Miscellaneous Register (MISC)



# 23. REAL TIME CLOCK

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Clock Cont Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
		R	-			0	ALMIRQ	DAYIRQ	HRIRQ	MINIRQ	0000 0000
\$2E	RCTR*	W	RSEL[2]	RSEL[1]	RSEL[0]	RTCCLR		DATING	HRIEN	MINING	0000 0000
0 :		minute	upt e interrupt e interrupt								
HRIEN	I: Hour ir	ntorrunt									
0 :	= Disable = Enable	hour i	nterrupt								
0 :		24-ho	rrupt ur interrupt ır interrupt								
ALMIE	EN: Alarn	n interri									
	= Enable										
0 :	= No min	ute inte	upt reques errupt occur upt occurre	rred							
			t request bi								
0 :	= No hou	r interri	upt occurre ot occurred								
0 :	= No 24-l	nour int	rrupt reque	urred							
1 :	= A 24-ho	our inte	rrupt occur	red							
			upt reques								
			rupt occurr rupt occurr								
			quest clear RTC interr		ts						
			e of the thre		5						
			nd counter te counter								
	0 = Sele										
1x	0 = Sele	ct alarn	n minute re								
1x	1 = Sele	ct alarn	n hour regis	sters							

#### TABLE 23-1 Real Time Clock Control Register (RCTR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$2F	RTC	R/W	-	-	RTC[5]	RTC[4]	RTC[3]	RTC[2]	RTC[1]	RTC[0]	00 0000
Še Mi Ho Al	econd cou nute cou our count arm minu	unter (F nter (R er (RSI ite cour	RSEL=000) SEL=001) EL=010) : c nter (RSEL	: counter : : counter = counter = 0	0~59 ~23 unter = 0~5						



# 24. LOW VOLTAGE DETECTOR (LVD)

ST2205U has a built-in low voltage detector for power management. Two voltage signals can be selected by the control bit LVDS (LVCTR[1]). First is the power applied to ST2205U and has four detection levels can be selected by LVD[1:0](LVCTR[3:2]). Second is the signal applied to input pin VIN, and has four detection levels can be selected, too. When LVDEN (LVCTR[0]) is set, LVD is enabled and the detection result will be outputted at the same bit after 30us. Using read instruction twice can get this result: first read will enable initial stableness control. Second read equal '0' represents 'low voltage'. Once LVD is enabled, it




FIGURE 24-1 Application of LVD (1)

#### Example1:

If LVD[1:0](LVCTR[3:2])=00

The detection voltage for FIGURE 24-1 is:

Detection Voltage =  $\frac{Rv1 + Rv2}{Rv2} * 1.2$  Equation22-1

If  $Rv1=Rv2=100k\Omega$ , Cv1=0.1uFThen the detection voltage is 2.4V

#### Initialize:

#11111111 <pcc <psc #00h <pc< th=""><th>B ; Set I/O to output mode. ; Set I/O to open drain. ; turn on external bias</th></pc<></psc </pcc 	B ; Set I/O to output mode. ; Set I/O to open drain. ; turn on external bias
40ms	; wait VIN stable.
#0000001 < LVCTR 30 μs	1 ; enable detector ; select detection source to VIN ; select detection level to 1.2V
<b>e</b> :	\$+3 Normal_Voltage
	; disable detector
#01h <pc< td=""><td>; turn off external bias</td></pc<>	; turn off external bias
	<pcc <psc #00h <pc 40ms #0000001 <lvctr 30 µs <lvctr,1 e: tage: <lvctr,1 e: tage: <lvctr< td=""></lvctr<></lvctr,1 </lvctr,1 </lvctr </pc </psc </pcc 

keeps on consuming power. So it is important to write "0" to **LVDEN** and disable the detector after detection is completed. In FIGURE 24-1 shows an application circuit for detecting battery voltage applied to VIN(**LVDS=1**). Note that the DC current of two external resistors can be cut off by setting PC0 to open. Also add one capacitor to VIN to minimize noise and narrow the low voltage detection range. In FIGURE 24-2 shows another application circuit. It will consume a constant current but save the delay time for VIN to be stable. If **LVDS=0** and detecting VDD, please leave VIN pin open.




FIGURE 24-2 Application of LVD (2)

#### Example2:

if LVD[1:0](LVCTR[3:2])=01

The detection voltage for FIGURE 24-2 is:

Detection Voltage = 
$$\frac{Rv1 + Rv2}{Rv2} * 1.3$$
 Equation22-2

If Rv1=Rv2=1M $\Omega$ , Cv1=0.1uF Then the detection voltage is 2.6V

```
Start:
```

```
LDA
            #00000111
    STA
            < LVCTR : enable detector
                       : select detection source to VIN
                       ; select detection level to 1.3V
      Wait 30 µs
    SEC
    BBS0
            < LVCTR,$+3
            < LVCTR, Normal_Voltage
    BBS0
Low_Voltage:
    CLC
Normal Voltage:
    RMB0
           < LVCTR ; disable detector
            #01h
    LDA
    STA
            <PC
                       : turn off external bias
```



Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$57	LVCTR	W	-	-	-	-	LVD[1]	LVD[0]	LVDS	LVDEN	000
<b>φ</b> 57	LVCIN	R	-	-	-	-	-	-	-	HIGH	000 000
Bit 3~2 If LVDS		0] : Selec	t detection	level of L	VD						
	LVD[1:0	0]=(0, 0):	the detecti	on level of	f LVD is V	DD=2.4V					
			the detecti								
			the detecti								
			the detecti								
If LVDS	5 = 1:	/									
	LVD[1:0	0]=(0, 0):	the detecti	on level of	f LVD is V	IN=1.2V					
	LVD[1:0	0]=(0, 1):	the detecti	on level of	f LVD is V	IN=1.3V					
			the detecti								
	LVD[1:0	0]=(1, 1):	the detecti	on level of	f LVD is V	IN=1.5V					
Bit 1:	<b>0</b> = Sys	Low Volta stem pow ernal inpu		or input sig	inal select	ion bit					
Bit 0:	LVDEN	: Low volt	age detect	tor control	bit						
	(W) <b>0</b> =	Disable	detector								
	(W) 1 =	Enable o	detector								
Bit 0:	HIGH : L	_ow volta	ge detector	r result							
		Voltage i									
		Voltage i									



# 25. LOW VOLTAGE RESET (LVR)

Power bouncing during power on is a major problem when designing a reliable system. The ST2205U equips Low Voltage Reset function to keep whole system in reset status when power is not stable. Once low voltage status is detected, an active low pulse will be output from pin

RESET to perform this protection. After the power backs

to normal, will output high and the system may recover its original states and keeps working correctly.

The LVR circuit always works and it consumes very few current.



# **26. ELECTRICAL CHARACTERISTICS**

### 26.1 Absolute Maximum Rations

DC Supply Voltage	-0.3V to +4.5V
Operating Ambient Temperature	-10°C to +60°C
Storage Temperature	-55°C to +125°C

\*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. All the ranges are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

## **26.2 DC Electrical Characteristics**

Standard operation conditions: VCC = 3.0V, GND = 0V,  $T_A = 25^{\circ}C$ , OSC = 8MHz (CPU clock=4MHz), unless otherwise specified

Parameter	Symbo I	Min.	Тур.	Max.	Unit	Condition
Operating Voltage	VCC	2.4		3.6	V	
Operating Frequency(OSC)	F <sub>1</sub>			12	MHz	VCC = 2.4V ~ 3.6V (CPU clock=6MHz)
Operating Frequency(OSC)	F <sub>2</sub>			16	MHz	VCC = 3.0 ~ 3.6V (CPU clock=8MHz)
Operating Current	I <sub>OP</sub>		6.1		mA	All I/O port are input and pull-up, execute NOP instruction, LCDC on
Standby Current	I <sub>SB0</sub>		1200		μA	All I/O port are input and pull-up, OSCX on, LCDC on (WAIT0 mode) SEG=240, CP=SYS, LFRA=30
Standby Current	1		28	38	μA	All I/O port are input and pull-up, OSCX on, heavy load, LCDC off (WAIT1 mode) LVR=2.8V
Standby Current	I <sub>SB1</sub>		16	21	μA	All I/O port are input and pull-up, OSCX on, heavy load, LCDC off (WAIT1 mode) LVR=2.1V
Standby Current	lana		19	25	μA	All I/O port are input and pull-up, OSCX on, normal load, LCDC off (WAIT1 mode) LVR=2.8V
Standby Current	I <sub>SB2</sub>		7	10	μA	All I/O port are input and pull-up, OSCX on, normal load, LCDC off (WAIT1 mode) LVR=2.1V
Standby Current			15	20	μA	All I/O port are input and pull-up, OSCX off, LCDC off (WAIT1 mode) LVR=2.8V
Standby Current	I <sub>SB3</sub>		3	5	μA	All I/O port are input and pull-up, OSCX off, LCDC off (WAIT1 mode) LVR=2.1V
Input High Voltage	V <sub>IH</sub>	0.7Vcc			V	Port-A/B/C/D/E/L
Input Low Voltage	VIL			0.3Vcc	V	Port-A/B/C/D/E/L
Pull-up resistance	RIH		90		KΩ	Port-A/B/C/D/E/L (input Voltage=0.7VCC)
Output high voltage	V <sub>OH1</sub>	0.7Vcc			V	Port-A/B/C/D/L ( $I_{OH}$ =-4.5mA)
Output low voltage	V <sub>OL1</sub>			0.3Vcc	V	Port-A/B/C/D/E/L (I <sub>OL</sub> =6.5mA)
Output high voltage	V <sub>OH2</sub>	0.7Vcc			V	PSG/DAC, I <sub>OH</sub> = -40mA.
Output low voltage	$V_{\text{OL2}}$			0.3Vcc	V	PSG/DAC, I <sub>OL</sub> = 40mA.



## ST2205U

Current DAC ouput	lout		3		mA	4095 <sup>th</sup> step
Low Voltage Reset level	VLVR1	1.8	1.9	2	V	Pin option LVRSEL=0
Low Voltage Reset level	VLVR1	2.55	2.65	2.75	V	Pin option LVRSEL=1
Low Voltage Detect current	Ilvr		38	60	μA	Total LVD circuit current consumption
Low Voltage Detect level	VLVR1	2.2	2.4	2.6		Internal mode LVDS[1:0](LVCTR[3:2])=00
Low Voltage Detect level	VLVR2	2.4	2.6	2.8		Internal mode LVDS[1:0](LVCTR[3:2])=01
Low Voltage Detect level	VLVR3	2.6	2.8	3.0		Internal mode LVDS[1:0](LVCTR[3:2])=10
Low Voltage Detect level	VLVR4	2.8	3.0	3.2		Internal mode LVDS[1:0](LVCTR[3:2])=11
Low Voltage Detect level	VLVR5	1.1	1.2	1.3		External mode LVDS[1:0](LVCTR[3:2])=00
Low Voltage Detect level	VLVR6	1.2	1.3	1.4		External mode LVDS[1:0](LVCTR[3:2])=01
Low Voltage Detect level	VLVR7	1.3	1.4	1.5		External mode LVDS[1:0](LVCTR[3:2])=10
Low Voltage Detect level	VLVR8	1.4	1.5	1.6		External mode LVDS[1:0](LVCTR[3:2])=11
Warm up time	Тwм1		0.3		S	32768 Crystal Heavy mode.
wann up une			3		S	32768 Crystal Normal mode.
Warm up time	Тwм2		8		mS	Main frequency crystal 8192 warm-up cycle
wann up une	I WIVIZ		12		mS	Main frequency crystal 32768 warm-up cycle
Warm up time	Тwмз		20		uS	Main frequency R-OSC 16 warm-up cycle
	1 10/10/3		80		uS	Main frequency R-OSC 256 warm-up cycle



## **AC Electrical Characteristics**





TABLE 26-1 Timing parameters for FIGURE 26-1 and FIGURE 26-2 Standard operation conditions: VCC = 3.0V, GND = 0V, T<sub>A</sub> =  $25^{\circ}C$ 

Symbol	Characteristic		Unit		
Symbol	Ondracteristic	Min.	Тур.	Max.	Unit
tSA	Address setup time			10	ns
tHA	Address hold time	0			ns
tWLC	CS "L" pulse width	166			ns
tCLWL	CS asserted to WR asserted		1/2 tWLC		ns
tWHCH	CS negated after WR is negated	10	_		ns
tSDW	CS asserted to data-out is valid	—	1/2 tWLC		ns
tHDW	Data-out hold time after $\overline{WR}$ is negated	20	_		ns
tCLRL	CS asserted to $\overline{RD}$ asserted	_	1/2 tWLC		ns
tRHCH	CS negated after $\overline{RD}$ is negated	10	_	_	ns
tSDR	Data-in valid before $\overline{RD}$ is negated	30	_	_	ns
tHDR	Data-in hold time after $\overline{RD}$ is negated	10			ns
tR	Signal rise time		20		ns
tF	Signal fall time		10		ns

# **27. APPLICATION CIRCUITS**



Note: 1. Keep the trace between oscillation resistor and the PCB pad as close as possible for a more stable clock.

- 2. The OSCX can still work if remove CX1 and increase CX2 to 47pF.
- 3. The capacitors that connect to VOUT3.3, PLLVDD, USBVDD must as close as possible to reduce noises.
- 4. Resister Rp and zenor diode ZD provide a solution for using host power when USB cable plugged in.



# 28. OTP ROM PROGRAMMING INTERFACE

## **28.1 INTERFACE DESCRIPTION**

In order to program OTP ROM, several pins have to be reserved on the PCB which is bounding with ST20P64. These totals are 34 pins that include following list TABLE

28-1. It just be used to connect writer to program OTP ROM.

Pad Name	Pin Type	Description		
VPP	Power	<ul><li>High Voltage Power Supply</li><li>1) OTP Program, Program Verify, Test modes. 9V</li></ul>		
		2) OTP Read: VPP need connect to VDD		
VDD	Power			
VSS	Power			
RESETB	Input			
TEST2	Input			
PL6	Input			
PL5	Input			
PL4	Input			
PL3	Input			
PL[2:0]	Input			
Dete[7:0]	I/O			
Data[7:0]	I/O			
Address[13:0]	Input			



# **29. REVISIONS**

REVISION	DESCRIPTION	PAGE	DATE
1.0	Modify DC characteristics	81	2005/5/24
0.9	Add a new circuit in application circuit.	83	2005/5/23
	Specify DC characteristics	81	
	Modify NAND Flash control pins configuration in FIGURE 20-1.	73	
	Modify UART description.	60~63	
	Modify LVR description.	80	
0.8	Modify TABLE 8-1 T1 & T3 are internal only	18	2005/3/15
	Modify PSG block diagram FIGURE 14-2	38	
	Modify PSG output mode configuration in TABLE 14-4	41	
	Modify section24.	78	
	Modify LVD and power connect circuit.	83	
	Add section28 OTP information.	84	
0.7	Modify LCDCK on TABLE 11-3	29	2005/3/2
	Add frame rate equation of FRC+PWM mode	52	
0.6	Modify INTX interrupt input pin to PE0/1/2 on TABLE 8-1	18	2005/2/7
	Modify LCDCK on TABLE 11-3	29	
	Add Multiplicator description.	43	
	Add the LCD start byte setting attention on TABLE 15-3	51	
	Modify equation of LCD frame rate.	52	
0.5	Modify names of ICE# and test#, relocate MMD/ $\overline{\text{CS0}}$	8	2004/10/20
0.4	Modify PE1 function output is OSCN clock	4,20,33	2004/10/14
	Add crystal mode warm up cycle in TABLE 11-2	25	
	Modify PCL initial value is "1111 1111"	11	
	Modify register PCMH & PCML R/W function.	12,35	
	Add PCM interrupt.	14,15,39	
0.3	Add chapters of DMA and Nand Flash interface		2004/8/30
0.2a	Change ROM size from 512KB to 16KB		2004/6/5
0.1a	First release		2004/3/29